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ABSTRACT 
TIlls thesis documents the design details. development. and field testing of an advanced power 
system hannonic monitor. It begins by reviewing present hannonic standards and hannonic 
monitoring equipment. It then goes on to describe the design and field use of the first generation 
hannonic monitor. From the field use a number of problems with this monitor are identified 
leading to the second generation hannonic monitor known as CHART II. The acronym CHARI' 
means Continuous Hannonic Analysis in Real-Time. The design of the monitor including the 
data acquisition and computer processing equipment. as well as the display system. is such 
that it can acquire multiple channels of power system signals from remote locations. It can 
compute the hannonics of these signal~; continuously. on a cycle-by-cycle basis. and store only 
the hannonics of interest. Hannonic computation is perfonned in real-time. with results displayed 
as they occur. Acquired data can be accurately time stamped for comparison with data from 
other monitoring sites. enabling simultaneous measurement at remote locations. The key areas 
of teclmology involved in implementing such an instrumentation system are: data acquisition 
from power system equipment. digital fibre optics. real-time digital signal processing. high speed 
m ul ti processing bus systems. real-ti me flulti tasking operating systems. global posi ti oning satellite 
systems. and computer networking. The application of digital signal processing to power system 
hannonic measurement is covered. and a field trial with the CHART II monitor is documented. 
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PREFACE 
This thesis presents the design theory and development of a very sophisticated hannonic monitor 
for use in policing hannonic legislation and for use as a research tool. The hannonic analysis 
instrumentation project was initiated by Professor Josu Arrillaga and Mr. Michael Dewe in 1986 in 
response to a request from the then New Zealand Electricity Division who defined the requirements 
for the monitor. and provided financial support. 
I joined the research group working on the project at the end of 1988. At that stage a large 
amount of progress had been made on what is now known as the CHART I hannonic monitor. 
covered in Chapter 3. by the two primary researchers. Mr. Norman Hadfield and Mr. Alex 
Bould. Alex had developed the display system. while Norman had developed the hannonic 
analysis software and much of the MulLibus II message passing software. In addition to this he 
had designed a six channel data acquisil.ion system. 
My initial intention was to complete the development of the monitorduring 1989. after Norman 
and Alex had left. after which I would begin investigating its applications and actually using it 
in these applications. While Michael Dewe was on sabbatical during 1989. I worked under the 
supervision of Mr. Charles Lake and Professor Josu Arrillaga. completing the Multibus II software 
development and redesigning the digital end of the data acquisition system. including an integral 
component known as the sample rate multiplier with assistance from Mr. Peter Squires. Mr. 
Michael Cusdin designed and built an analog front end to the system. and Mr. Michael Shurety 
wrote the storage and compaction software to compact and store measured hannonic data. 
By May 1990 a working prototype of the CHART I hannonic monitor was completed which 
was subsequently used in a field trial at the Islington substation in July 1990 in conjunction with 
Mr. Neil McKenzie of Design Power New Zealand Limited. This trial is discussed in Chapter 4. 
During this trial I realized that the hannonic monitor we had developed had a number of serious 
limitations. some of which are listed below: 
• Clearly the monitor relies on i~, connection to the high voltage power system to obtain 
accurate information on the hannonic content of the currents and voltages. and yet must 
have sufficient isolation from the electromagnetic and electrostatic effects of the system. 
Our monitor had six analog inputs and relied on Design Power's fibre optical isolation 
system to transmit signals from voltage transformers and current transformers. located at 
remote sites in a high voltage switch yard. Although Design Power's fibre optical isolation 
is adequate for assessing compJ.ance with New Zealand harmonic legislation. it was not 
adequate for the more thorough measurements that we required (because the instrumentation 
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associated with it could not resolve the fundamental component of a waveform) . 
• Our monitor was limited to six channels - expansion would require significant additional 
hardware and software development. including the addition of processing and data acquisi-
tion cards into the system . 
• The display system had become outdated with the advent of standard windowing software 
such as Microsoft Windows. Because it was a custom design. it could only be upgraded or 
modified with a considerable programming effort by someone who was familiar with it. 
In reality the harmonic monitor that we had developed was too limited to apply to research 
problems. In October 1990 I participated in the 7th International Conference of the Intel Real-
Time Users Group (iRUG). presenting a paper covering the Multibus II software aspects of our 
system [3]. After discussions with people there involved with Multibus II. I became convinced 
that digital signal processors were the key to a successful harmonic monitoring system. At the 
same time Michael Dewe visited the 4th International Conference on Harmonics in Power Systems 
(ICHPS) to present a paper on the CHARf I system [2]. There he held discussions with other 
researchers who were involved in developing harmonic monitoring systems. and making harmonic 
measurements. When I arrived back from the iRUG conference. and after meeting with Michael 
Dewe and Josu Arrillaga. I decided that rather than look at potential applications with our existing 
system. as I had originally intended to do. I would develop a new harmonic monitor providing 
that we could arrange the finance to do so. I designed a system level structure for the monitor. and 
Michael Dewe put a case to Transpower for funds for its development. who provided some 180 
thousand dollars. 
My work with the new monitor. now known as CHART II. accounts for the greater part of 
my original contribution to real-time harmonic monitoring of power systems. The design of the 
CHARf II monitor is covered in Chapter 5. and has been published in the IEEE Power Engineering 
Society Transactions [4]. The structure of this system was designed by myself. The application of 
multi rate digital signal processing techniques to harmonic measurement is covered in Chapter 6. 
and a paper on this was presented at the 1992 ICHPS conference [6]. which has also been accepted 
for publication in the IEEE Power Engineering Society Transactions. This paper has so far been 
my major contribution in this field. 
A working prototype of the CHARf II harmonic monitor was completed in September 1992 
in time for commissioning tests on the upgraded New Zealand inter Island HVdc link. These 
tests were performed at Benmore power station in October 1992. and at Haywards substation in 
November 1992. and are discussed in Chapter 7. with one of the tests covered in detail to illustrate 
a representative set of results from the CHARf system. I intend to write a paper on these tests 
for submission to the 1993 IEEE Summer Power Meeting and for publication in the IEEE Power 
Engineering Society Transactions. 
My work has lead to the completion of a very sophisticated harmonic monitor / data acquisition 
and processing system that can be used as a platform for investigating many areas of real-time 
harmonic measurement / power system transients. Some areas for future research with this system 
are: on-line harmonic analysis techniques used to detect and store only important harmonic data. 
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Expert Supervision of Convertor Operation in Real-Time where measured harmonic levels on a 
convertor are minimized by certain control techniques. and HVdc line and ac system fault location 
using CHARfs ability to precisely time stamp fault wavefronts at either end of a transmission line. 
My contributions to the field of power system harmonic monitoring are summarized in the 
following list: 
1. The design of a sophisticated harmonic monitoring system tailored to power systems. It can 
operate reliably in the very noisy environment of a high voltage switch yard. 
2. Hardware and software design of a parallel processing system capable of continuous real-
time data acquisition and processing of multiple channels. 
3. The application of digital signal processing techniques to power system harmonic measure-
ment. 
4. The creation of a system with the capability of continuous on-line monitoring of hannonics 
and the investigation of a numlx:r of simple on-line analysis algorithms. The system is 
structured in such a way that other measurement techniques can be added. For example. other 
harmonic analysis techniques or e:ven transient analysis techniques can be implemented. 
5. The creation of a system with the ability to perform simultaneous time referenced measure-
ments at remote locations. 
The papers published as a result of my research are listed below in the order in which they were 
written. Copies of these papers are included in Appendix A which contains aJ I papers and reports 
relating to the CHARf project. 
[l] A.J.V. Miller. C.B. Lake. M.R. Shurety and M.B. Dewe. "A six channel reaJ-time har-
monic monitor." Proceedings 0/ the 26th National Electronics Conference. Wellington. 
New ZeaJand, September. 1989. :~p. 121-126. 
[2] C.B. Lake. M.B. Dewe and A.J.Y. Miller. "Multichannel continuous reaJ-time harmonic mon-
itoring," Proceedings of the 4th International Conference on Harmonic in Power Systems 
(ICHPS). Budapest. Hungary. October. 1990. pp. 424-430. 
[3] A.J.Y. Miller. C.B. Lake and M.B. Dewe. "Multicharmel real-time harmonic anaJysis using the 
Intel Multibus II bus architecture." Proceedings of the 7th Internaltional Conference of the 
Intel Real-Time Users Group (iRUG). St. Louis. Missouri. USA. October. 1990. pp. 11-24. 
[4] A.1.V. Miller and M.B. Dewe. "Multichannel continuous harmonic analysis in real-time," 
IEEE Transactions on Power Delivery. Vol.7. No.4. October, 1992. pp. 1813-1819. 
[5] A.1.V. Miller and M.B. Dewe. "Harmonic measurements on the New Zealand power system 
using CHART - a Continuous Ha,:monic Analyser in Real-Time," Proceedings of the Institute 
of Professional Engineers New Zealand Annual Conference, Christchurch. New Zealand, 
February, 1992, pp. 91-104. 
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Chapter 1 
INTRODUCTION 
Non-linear power electronic devices used in a power system to increase the efficiency of power 
supplies distort voltage and current waveforms from their ideal sinusoidal shape. Examples of 
these devices range from a small number of large schemes such as High Voltage direct current 
(HVdc) link convertors in the MEGA watt range, to medium power devices such as variable speed 
motor drives, electric traction, and arc furnaces, which are in the 100 kilo watt range, to many 
low power devices such as an office block equipped with many personal computers, fluorescent 
lighting, and uninterruptible power supplies, in the 100 watt region. 
The effects of this distortion are varied and are usually detrimental. Some examples include 
audible interference with nearby telephone lines (such as a telephone line running parallel to a 
dc transmission line), capacitor bank failure due to increased heating by High Frequency (HF) 
signals, additional thermal losses in machines such as transformers, resulting in their possible 
destruction, and overloads in neutral conductors of three phase four wire distribution systems. 
Distorted voltage and current waveform5 can also affect the operation of ripple control relays, and 
of critical power system protection relays, leading to unreliable operation of these devices. 
Because distorted power system voltage and current waveforms are repetitive under steady state 
conditions, they can be represented by a Fourier series. This is the summation of a fundamental 
sinusoidal component with a series of h.gher order harmonic components at frequencies that are 
integer multiples of the fundamental frequency. Harmonic components are used extensively by 
power system engineers to quantify the distortion of voltage and current waveforms caused by non 
linearities in a network, which has lead to the idea of harmonic pollution on a network. Figure 1.1 
shows the current waveform of a typical domestic washing machine with an electronic power 
supply and the harmonics produced by this. 
Many countries that have experienced harmonic related problems have introduced standards 
or legislation that sets limits on harmonic levels. These standards and the terms they use are 
discussed in Chapter 2. Standards are clearly useless on their own - there must be some way 
of assessing compliance to them. Moreover, harmonic problems often only become apparent 
when equipment fails due to them. It is therefore important to identify these problems, before 
such catastrophic failures, by harmonic monitoring. The design, theory, and field use of a very 
sophisticated harmonic monitor for policing harmonic legislation and for advanced research is the 
topic of this Thesis. 
Research on the monitor began in 1986 in response to a request from the then New Zealand 
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Figure 1.1 The current wavefonn hannonics produced by a domestic washing machine. 
Electricity Division (NZED), who provided financial support and the requirements of the moni-
tor [Goodwin, 1986]. These requirements encompassed the New Zealand legislation (reviewed 
in Section 2.2.3) and added the additional requirement of simultaneous measurement of all three 
phases of voltage and current. It also stated that digital computer equipment was preferred, and 
expressed a preference for equipment that would process as many cycles per minute as possible. 
These requirements were heavily based on the MAC-8 hannonic monitoring system discussed in 
Section 2.3.1.9, which was developed between 1975 and 1982 by the then New Zealand Electricity 
(NZE) . 
In 1986 the initial project team decided to design an instrument that would monitor each cycle 
of the fundamental waveform for six channels (3 voltages and 3 currents) continuously, computing 
the hannonics of each cycle in real-time to avoid the loss of data. This was in preference to a 
'snapshot' approach where a number of cycles of data are captured and the hannonics of these are 
computed in non real-time. Harmonics are found from each cycle of sampled voltage or current 
waveforms by applying the Discrete Fourier Transform (DFf), 
N-l 
n '""' -J2"n" H(NT)= ~h(kT)e N ,forn=0,1,···,N-1 
k=O 
(1.1 ) 
over an integer multiple of fundamental periods, illustrated in Figure 1.2. The DFf is an approx-
3 
imation to the continuous Fourier transfonn, and is computed using an efficient algorithm known 
as the Fast Fourier Transform (FFf). 
Figure 1.2 The discrete Fourier transfonn is taken over an integer number of fundamental periods of a voltage 
or current wavefonn (one period in this example). 
The continuous hannonic analysis approach adopted at the beginning of the project lead to 
the acronym CHART, which means Continuous Harmonic Analysis in Real-TIme. To match 
the processing and data throughput demands of such an approach, the advanced bus architecture 
Multibus II was chosen as the base of the instrument, in conjunction with Intel's real-time mul-
titasking operating system, iRMX. This instrument (now known as CHART I) is discussed in 
Chapter 3. 
A successful prototype of the CHARI' I harmonic monitor was completed in 1990, and was 
used in the same year to make harmonic measurements on the New Zealand South Island power 
system at the Islington substation in conjunction with Design Power New Zealand Ltd. This is 
discussed in Chapter 4. 
The 1990 field trials highlighted a number of problems with CHART I, and after visits to 
international conferences and discussions with people involved in similar areas of technology by 
the author and Mr. M.B. Dewe. a sigmficant change to CHART I was conceived, leading to the 
superior CHART II system discussed in Chapter 5. It was concluded at that time that Digital Signal 
Processor (DSP) technology was a very sound way of meeting the processing requirements of a 
multiple channel monitor. However a decision to use DSPs raised an important issue concerning 
the bus system used by CHART II. If Multibus II was to be kept as the bus standard in the 
instrument, it was necessary to develop a DSP board with a full Multibus II interface. as there 
were no commercially available Multibus II DSP boards capable of meeting the requirements of 
CHART at that time. Alternatively a different bus system such as VME. EISA. or Microchannel 
for which DSP boards are available could be adopted. 
Eventually a decision to continue with Multi bus II was made. building on our expertise with 
Multibus II. Multibus II computer de~ign, and the iRMX operating system. This decision was 
also influenced by the availability of Multibus II prototyping boards from Microindustries of the 
USA. These are essentially complete interfaces to the Multibus II Parallel System Bus (PSB) and 
incorporate the Intel 80186 micro-computer. giving an intelligent interface, while leaving over 
half of the board area free for prototyring designs. These boards have been used as the Multibus 
II interface for DSP boards developed as part of the CHART project. The DSP boards themselves 
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interface to the 80186 processor bus and control signals available on the prototyping board. 
With the tremendous processing power afforded by one DSP per channel in CHART n, more 
advanced processing algorithms were used to simplify data acquisition hardware and to improve 
the acquired signal qUality. These processing algorithms are discussed in Chapter 6, together with 
the fundamentals of data acquisition and sampling for the Fast Fourier Transfonn. 
In September 1992 a working prototype of a 10 channel CHART II system was completed. 
This was subsequently used in field trials during commissioning tests on the upgraded New Zealand 
HVdc link in October and November 1992. These trials and the hannonic measurements made 
during them are covered in Chapter 7. To illustrate a range of parameters that CHART n can 
monitor and compute, a representative sample of results is included in Chapter 7. 
The thesis is concluded in Chapter 8 with a summary of CHART II's features, a review of its 
history, and a discussion of future work to be conducted using CHART II. 
Chapter 2 
HARMONIC STANDARDS AND MONITORING 
EQUIPMENT 
2.1 Introduction 
Many European countries as well as the United States, Australia, and New Zealand have published 
standards limiting hannonic current and voltage levels on their power systems. In addition to set-
ting limits, these standards also set out n!quirements for hannonic monitoring instrumentation, as 
it would be impossible to assess compliance with hannonic standards without such equipment. 
This chapter discusses hannonic standards by firstly defining a number of terms and assessment 
criteria for hannonic levels and discussing criteria for assessing hannonic interference in com-
munication circuits. It then discusses harmonic standards, summarizing New Zealand's hannonic 
legislation. and the Australian Standard AS 2279 which is based on the United Kingdom recom-
mendation from which many other standards have been derived. Finally it reviews a number of 
hannonic monitors. developed both commercially and through research for assessing compliance 
to standards. or for research purposes. 
2.2 Harmonic Standards 
Standards limiting the harmonic production of loads account for the various types of loads in two 
categories. The first category is characterized by domestic loads. where the total load is formed by 
the connection of a large number of small consumers to the system. Standards limiting hannonic 
currents generated by domestic appliances first appeared in the European standard EN 50 006 of 
1976 and in lEe 555. The standard Er-; 50006 was adopted in various forms by countries such 
as West Germany as the DIN EN 50 006/ VDE 0838 [Glerse. 1992], the United Kingdom as BS 
5406 [BSI. 1988] and Australia as part 1 of AS 2279-1991. A revision of the lEe 555 standard 
has lead to the publication of the new EN 60 555 standard. which replaces EN 50 006. and the 
publication of a new lEe 555 standard. 
Other standards limiting hannonic currents or harmonic voltage distortion for individual 
supply system voltages at the point of <:ommon coupling deal with the second category of loads 
- the industrial consumers. Engineering recommendation G5/3 for the United Kingdom is an 
example of this. and is effectively an ele,:tricity supply authorities document. Australian standards 
have combined this with BS 5406 to produce a two part document covering both domestic 
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and industrial type equipment in AS 2279 [Baitch, 1982], updated in 1991. In the United 
States, the Institute of Electrical and Electronic Engineers (IEEE) "Recommended Practices 
and Requirements for Harmonic Control in Electric Power Systems" (project IEEE-519, 1991) 
sets limits for the percentage total hannonic distortion, as well as hannonic current limits for 
general transmission distribution systems (between 120V and 69kV), general subtransmission 
systems (69 k V to 161 k V), and high voltage systems (over 161 k V). Other countries including 
the USSR [Jarvik, 1990], France and Sweden [Arrillaga et al., 1985a], Finland, Holland, and 
Switzerland [de Oliveira et al .• 1992] have also adopted hannonic standards which generally set 
limits on individual hannonic voltage and total harmonic voltage distortion for various system 
voltages relating to distribution and transmission systems. New Zealand has introduced hannonic 
legislation in the "Limitation of Harmonic Levels Notice 1983", which is discussed in Section 2.2.3. 
As an example of a standard based on the Engineering Recommendation G5/3 for the United 
Kingdom (on which many other standards are based), the Australian standard AS 2279 part 2 is 
discussed in Section 2.2.4. While the standards of these two countries have been reviewed, no 
comparisons between them have been made, as each one has been developed to meet the needs 
of a specific electrical power system. In addition to setting hannonic limits, the standards set 
out requirements for hannonic monitoring equipment, which are summarized for New Zealand 
legislation in Section 2.2.3 and for the Australian standard in Section 2.2.4. 
2.2.1 Definition of Terms 
Individual hannonic voltage is given by 
(2.1 ) 
where En is the phase-to-earth Root Mean Square (RMS) voltage of hannonic order n, and EI 
is the phase-to-earth RMS fundamental frequency voltage. except in the case of New Zealand 
legislation where 
En Un = 100-E %, ph 
(2.2) 
in which Eph is the RMS nominal system phase-to-earth voltage. This is elaborated on in Sec-
tion 2.2.3. 
The Total Hannonic voltage Distortion (THD) is given by 
(2.3) 
and the Equivalent Disturbing Voltage (EDV), as defined in [CCITT, 1989] and [NZED, 1983], is 
given by 
50 
EDV = 6.25 x 10-5 L {nPnUn)2%, (2.4) 
n=2 
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where Pn is the psophometric weighting given to frequency 50n in the psophometric weighting 
table, set out in [CCIlI, 1989] and [NZED, 1983]. 
Individual hannonic current (l n) is the RMS current in amperes of hannonic of order n flowing 
between any consumer and that consumer's point of common coupling and is always specified in 
amperes. Equivalent Disturbing Durrent (EDI) is given by 
so 
EDI = 6.25 x lO-s I: (nPnIn)2 amperes, (2.5) 
n=2 
defined in [CCITf, 1989] and [NZED, 1983]. 
2.2.2 Harmonic Interference in Communication Circuits 
As discussed in Chapter 1, hannonics carl cause interference in communication circuits by induc-
ing audible currents in them. This interference is a function of the coupling between the power 
and communication circuits and the frequency response of the telephone receiver/human ear com-
bination. For studies of noise interference, the excessive quantity of data containing the spectrum 
of hannonics in the disturbing current cal be reduced significantly by using the psophometrically-
weighted current, defined by Equation 2.5. The psophometric weighting tables are designed to 
account for the coupling between the power and communication circuits and for the frequency 
response of the telephone receiver/human ear combination. Although psophometric weighting is 
known to be inaccurate [CCITf, 1989], it is widely used as a measure of compliance with har-
monic standards. However, with changirlg communication apparatus, psophometric weighting is 
becoming increasingly out-dated - a communication modem for instance has a different frequency 
response than that of the telephone receiver/human ear combination and is consequently affected 
by different hannonics. 
Unbalances in a power system will cause residual hannonic currents to flow. It is these 
currents that will induce noise in communication circuits, and the psophometrically-weighted 
current should therefore be calculated from the residual current (the vector sum of all three phases, 
which requires harmonic phase informa.tion as well as magnitude). Because of the uncertainty 
that exists in hannonic standards and legislation, EDI is usually calculated for each individual 
phase, rather than calculating the psophometrically-weighted residual current. Research has shown 
however [Kuussaari and Pesonen, 1976], that EDI calculated from the balanced line current is 
always higher than the psophometrically-weighted residual current. It is therefore feasible to 
calculate EDI from the balanced line current, and if this is below the recommended limit, it is 
highJy likely that interference from any residual current will be minimal. However this approach 
is pessimistic and may often result in more expensive hannonic filters at a convertor station. From 
a commercial perspective this may be unacceptable, highlighting the need for measurement of 
residual current. 
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2.2.3 New Zealand Harmonic Legislation 
New Zealand hannonic legislation has been derived by considering the experience of the Electricity 
Division, and is given in the "Limitation of Harmonic Levels Notice 1983", which was gazetted 
in December 1981, came into force in December 1982, and was re-issued in 1983 [NZED, 1983]. 
Limits in the Notice were also derived with reference to the following recommendations/standards: 
• Electricity Council Engineering Recommendation G 5/3, "Limits for Hannonics in the 
United Kingdom Electricity Supply System", 
• British Standard BS 5406: 1976 (Cenelec EN50.(06) 'The Limitation of Disturbances in 
Electricity Supply Networks Caused by Domestic and Similar Appliances Equipped With 
Electronic Devices". 
• Australian Standard AS2279, Parts 1 and 2: 1979 "Disturbances in Mains Supply Net-
works". 
The Notice sets limits for hannonic voltage and current on the New Zealand public electricity 
supply network at all voltage levels down to and including 400/230 volts. specifically excluding 
signals introduced onto the system for load control. and can be divided into the following three 
sections. Supporting documents giving guidance on the application of the Notice are published 
with the Notice. New Zealand legislation has been controlled by the capabilities of the hannonic 
monitoring instrumentation available at the time it was written - namely the MAC-8 system used 
by the then New Zealand Electricity. An example of this 'controlling of legislation' is the modified 
definition of individual voltage hannonic distortion given by Equation 2.2. In this equation voltage 
hannonics are scaled by the nominal system voltage rather than the fundamental voltage of the 
strictly correct Equation 2.1. This is because the MAC-8 system cannot compute the fundamental 
voltage, as it is preceded by very steep high pass filters that attenuate the fundamental (discussed 
in Section 4.2.1). 
2.2.3.1 Transmission System Limits 
This section of the Notice covers hannonic levels on systems of 66 kV and above. which is the 
transmission system. Table 2.1 lists the maximum permitted hannonic voltage levels at any point 
of common coupling in the transmission system '. A limit of 1 % is set on the EDV given by 
equation 2.4, and no limit is specified for total hannonic distortion. The limits on the hannonic 
current that may flow between a consumer and that consumer's point of common coupling are 
given in Table 2.2. The EDI limits are set out in Table 2.3. 
Transmission system limits are based on the establishmentoflevels ofhannonic voltage which 
are acceptable both in terms of the level of interference and the cost of controlling the hannonics. 
Amplitudes of hannonics produced by the majority of nonlinear loads tend to vary inversely 
with frequency, as does the cost of introducing hannonic filtering, while the susceptibility of 
IThe point of common coupling is that busbar electrically closest to any consumer through which any current must 
flow to that consumer and one or more other consumers. 
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Hannonic order Hannonic voltage limit, Un. (phase to 
n earth harmonic voltage expressed as a percentage 
of the nominal phase to earth system voltage). 
3 2.3 
5 1.4 
7 1.0 
9 0.8 
11 0.7 
13 0.6 
15 0.5 
17 to 21 0.4 
23 to 49 0.3 
Hannonic order Harmonic voltage limit. Un (poase to 
n earth harmonic voltage expressed as a percentage 
of the nominal phase to earth system voltage). 
2 1.2 
4 0.6 
6 0.4 
8 and 10 0.3 
12 to 50 0.2 
Table 2.1 New Zealand transmission system hannonic voltage limits. 
communication circuits to interference increases with frequency. These factors, together with 
observed levels of odd and even hannonics. influenced the choice of the levels. 
After the establishment of hannonic voltage limits. allowable hannonic current limits at the 
point of common coupling were deteIDl ined such that the allowable hannonic voltage was not 
exceeded on other parts of the system. These current limits were determined by considering 
standing waves on transmission lines that cause the amplification of hannonic voltages and 
currents at remote points - a situation that has arisen in New Zealand. The worst case scenario 
was considered. where a voltage minimum on a transmission line due to a standing wave occurs at 
a point of common coupling. and the related voltage'maximum occurs a quarter of a wavelength 
away. This leads to a current maximum. defined in terms of the maximum voltage divided by the 
lines characteristic impedance. Voltage and current limits along with their detailed derivations are 
given in [NZED. 1983 J and [Bradley et al .• 1985b J. 
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Hannonic order Harmonic current limit, In (RMS 
n amperes at nominal system voltage). 
220kV IlOkV 66kV 
3 5.7 2.9 1.7 
5 3.4 1.7 1.1 
7 2.5 1.3 0.8 
9 1.9 1.0 0.6 
11 1.6 0.8 0.5 
13 1.4 0.7 0.4 
15 1.2 0.6 0.4 
17 1.0 0.5 0.3 
19 and 21 0.9 0.5 0.3 
23 0.8 0.4 0.3 
25 to 49 0.7 0.4 0.3 
Hannonic order Hannonic current limit, In (RMS 
n amperes at nominal system voltage). 
220kV IlOkV 66kV 
2 2.9 1.5 0.9 
4 1.5 0.8 0.5 
6 1.0 0.5 0.3 
8 0.8 0.4 0.3 
10 0.6 0.3 0.2 
12 and 14 0.5 0.3 0.2 
16 and 18 0.4 0.2 0.2 
20 to 50 0.3 0.2 0.2 
Table 2.2 New Zealand transmission system hannonic current limits. 
2.2.3.2 Distribution System Limits 
This section covers pennitted hannonic levels on systems below 66 kV which is the distribution 
system. Distribution system limits are defined in tenns of pennitted levels of hannonic voltage 
distortion. They are 4% of any odd hannonic, and 2% of any even hannonic. A limit of 5% is 
placed on the THD given by Equation 2.3, using Equation 2.2 for hannonic voltage distortion. 
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Nominal system EDI(RMS 
voltage (kV) amperes) 
66 O.S 
110 1.3 
220 2.6 
Table 2.3 New Zealand transmission system Equivalent Disturbing Current (EOO limit 
2.2.3.3 The Measurement Schedule 
The Notice specifies the requirements of harmonic measuring systems for assessing compliance 
with its conditions, which are summarized below. It allows either analog or digital instruments to 
be used, although the measurement schedule was written around the MAC-S system discussed in 
Section 2.3.1.9. 
(a) The error in measuring a constant harmonic voltage shall not exceed 0.1 % of the nominal 
phase to earth system voltage. 
(b) The error in measuring a constant hmmonic current shall not exceed 0.2 A. 
(c) The selectivity of the measuring system shall be such that a signal with a 50 Hz separation 
from that being measured shall have a minimum attenuation of 40 dB. 
(d) The Measuring system shall either have a measurement time constant of between 0.08 sand 
0.12 s, inclusive, or shall average the input over 4, 5 or 6 cycles of the actual system 
frequency. 
(e) When a constant harmonic signal in the range 100-2500 Hz is applied to the measuring system, 
the maximum indication by overshoot shall not exceed the steady state indication by more 
than 5%. 
The Notice also requires that hannonic measuring instruments find up to the 50th harmonic, 
and states that harmonic monitoring is to be performed when the system frequency is between the 
limits of 49.75 Hz and 50.25 Hz. 
2.2.4 The Australian Standard· AS2279·1991 
Part 1 of the Australian standard AS 2279 deals with the limitation of harmonics caused by 
household and similar electrical appliances. Part 2 deals with the limitation of harmonic levels 
caused by industrial equipment [Baitch, 1. 982]. It is classified into three stages according to the size 
of equipment under consideration, and covers transmission and distribution systems, specifying 
voltage distortion limits for each system. These limits are set out in Table 2.4. The standard 
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Supply system Voltage at the Total hannonic Individual hannonic 
point of common voltage voltage (%) 
coupling (kV) distortion (%) Odd Even 
Primary and 
secondary ~ 33 5 4 2 
distribution 
Transmission and 22,33, and 66 3 2 1 
sub transmission 
~ 110 1.5 1 0.5 
Table 2.4 Hannonic voltage lirnilS at any point on the Australian system (including background lirnilS). 
allows hannonic producing loads that only operate in short bursts, and gives flow diagrams for 
the standards implementation. 
Part 2 of the standard gives no information on how hannonic voltages are to be measured or 
what type of instrumentation should be used, stating that this is still under consideration. Part 1 
however specifies that virtually any type of analyzer can be used (including the analog selective 
filter type, spectrum analyzers, and Off analyzers). The analyzer requirements of AS 2279 part 
1 are set out below. 
(a) The error in measuring current shall not exceed the greater of 5% of the permissible limit or 
0.015A. 
(b) The input selectivity should be such that an adjacent hannonic should have and attenuation 
of greater than 50 dB. 
(c) The indicating/recording output response (applicable to analog monitors) should be that of a 
first order low pass filter with a time constant of 1.5 s (± 10%). 
(d) The bandwidth of each hannonic output should be between 3 Hz and 10Hz. 
(e) Off analyzers should operate in real-time with short window times «0.5 s) and minimum 
gap between windows. Provision to achieve by software a characteristic equivalent to a 
time constant of 1.5 s should be provided. 
The standard states that in cases of doubt where the limits are exceeded. a reference monitor 
is to be used. This is an analog type with a 3 Hz (±0.5) bandwidth between points at -3 dB and 
a minimum attenuation of 40 dB for a single injected frequency signal at a frequency equal to 
In - 15 Hz or In + 15 Hz for hannonic order n. 
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2.3 A Review of Harmonic l\lonitors 
Hannonic monitors are instruments designed to find hannonic components of power system current 
and/or voltage signals. In addition to these quantities. they can often also compute hannonic phase. 
power and impedance. and such parameters as THD, EDV. and EDI. They are usually equipped 
with a display. a printer for hard copies. and occasionally a disk drive for storing hannonic data 
Hannonic monitors ideally track variations in the fundamental frequency so that the hannonic \ 
outputs represent the true harmonics oJ the fundamental. This is distinct from more general 
signal analyzers (which include spectrum analyzers and Fourier analyzers). such as the HP3561A 
dynamic signal analyzer [Hewlett Packard. 1992]. which offers a very high frequency resolution 
(resolving inter-hannonic signals). but cannot track rapid changes in the fundamental frequency. 
Signal analyzers are not aimed specifical:iy at power systems. and therefore quantities such as EDI, 
EDV. and units for current must be calclilated by hand. 
Hannonic monitors can be divided into two main categories. The first category is that of 
analog instruments. which usually employ a single adjustable notch filter for tuning to a particular 
hannonic [Arrillaga. 1982]. The notch filter uses either a heterodyne system or a direct tunable 
selective filter to observe one particular hannonic. For real-time analysis of all hannonics. a 
parallel array of notch filters is requi red. although the implementation of this is not very practical. 
Analysis time can be reduced by recording a signal and playing it back many times faster. This 
can also be used for multichannel anal)sis by using a multi-track tape recorder. The only fonn 
of display for analog instruments is a meter. and recordings of hannonic levels must be made by 
hand or by a pen recorder. An exampl,! of an analog hannonic analyzer is the Selective Audio 
Frequency Power Spectrum Analyzer (SAFPSA) described in [Edward et al .• 1981]. 
The second class of instruments. digital instruments. are the result of the application of 
computer technology to monitoring harnonic levels. In digital instruments voltage and current 
signals are sampled and quantized to discrete levels which are converted to digital samples for 
machine computation. The FFf is invariably used to convert the sampled signals to hannonics. 
Presentation ofhannonic levels is achieved by either displaying voltage or current versus hannonic 
order on a screen or producing a print out of the levels of each hannonic. The following section 
reviews some of the most prominent digital hannonic monitoring equipment either available 
commercially. or developed through University research. 
2.3.1 Digital Instruments 
Due to the processing demands of continuous real-time hannonic monitoring. most digital har-
monic monitors work on a 'snapshot' basis. where a number of periods of the wavefonn under 
investigation are acquired. stored, and then processed in non real-time. The processing is usually 
achieved by a general purpose processor that is also responsible for the operation of the instrument 
as a whole. Some of these instruments are Personal Computer (PC) based. using a data acquisition 
card to acquire voltage and current signals. the PCs micro-processor to compute hannonic levels. 
its hard disk to store data. and the PC display to display hannonic levels. Other monitors are 
dedicated instruments. with built-in display units and printers. The following sections give a 
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brief description of each monitor with their relevant features. Sections 2.3.1.1 to 2.3.1.4 review 
commercially available monitors, while Sections 2.3.1.5 to 2.3.1.9 review monitors developed as 
research projects. 
2.3.1.1 The BMI 3030A Power Profiler 
The Basic Measuring Instruments (BMI) 3030A power profiler is intended as a general purpose 
three phase power analyzer for hannonic analysis, energy management, and demand management. 
Its features regarding hannonic monitoring are [BMI, 1992]: 
• 1bree phase hannonic voltage and current computation and display. 
• Built in printer for hardcopies of results. 
• Clamp-on current probes. 
• Sequence information of hannonics. 
• Hannonic power snapshot for direction of hannonic flow. 
• Total hannonic distortion information for voltage and current is available in meter readings, 
summaries and snapshots. 
• Display of up to 4 individual hannonics against time on anyone graph. 
• The generation of snapshots of 4 selected hannonics when any of the 4 exceed a pre-selected 
limit. 
• Snapshot list of voltage or current hannonics up to the 50th (magnitude and phase). 
• Snapshot graph of the hannonic spectrum up to the 50th hannonic. 
• Transformer derating calculation. 
• Telephone interference factor calculation. 
• Hannonic voltage is displayed as a percentage of the fundamental. 
• Hannonic current can be displayed as a percentage of the fundamental or as a percentage of 
maximum load. 
This instrument uses a phased-locked sampling technique to follow variations in the mains 
frequency. It is a snapshot system, and is limited to 3 voltage channels and 3 current channels. 
Details regarding its exact hannonic analysis technique (the FFf record length and whether it 
uses averaging) are not available. Data are presented as hardcopies on paper from a small built-in 
printer. Reports ofhannonic data can be generated from this at regular intervals. A nOkb floppy 
disk drive is optional. Data from this can be transferred to a PC and analyzed using BMI software. 
Inputs to this instrument are analog signals, requiring isolation from their high voltage sources if 
the instrument is to be protected. 
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2.3.1.2 The Dranetz Series 901 Powe!r Harmonic Analyzer 
This is a single-phase analyzer designed to measure the following parameters of any single-phase 
branch circuit [Dranetz Technologies, 1989]: 
• Hannonic voltage (actual volts for the fundamental and percentage of the fundamental for 
hannonics) up to the 25th hannonic. 
• Hannonic current (actual amperes for the fundamental and percentage of the fundamental 
for hannonics) up to the 25th hamlonic. 
• Fundamental power (watts). 
• Hannonic power (watts). 
• Power factor. 
• Total hannonic voltage distortion. 
• Total hannonic current distortion. 
All of this information is automatkally printed out at pre-selected intervals by a built-in 
printer. Inputs to this instrument are analog. requiring isolation from their high voltage sources 
if the instrument is to be protected. No information relating to the method of harmonic analysis 
used is available. 
2.3.1.3 HP 3565S Measurement Hardware 
The lIP 3565S measurement hardware is a typical example of the use of data acquisition equipment 
for hannonic analysis. It was used by Transpower New Zealand Ltd. during the commissioning 
of the upgraded Inter Island HYdc link (discussed in Chapter 7) for a variety of purposes. Its 
main use was in transient analysis. although it was used to acquire data for harmonic analysis. 
The hannonics of the acquired data were computed using the mathematical analysis package 
MATLAB. which gave a high degree of flexibility in computing harmonics. but was slow, and 
worked on a snapshot basis. 
The HP 3565S measurement system consists of a host computer to which seven different types 
of modules may be attached. These are :.isted below together with a brief description . 
• Signal processing module: Used to control data flow between modules, host computer, and 
disk. This can execute downloaded programs from application software. It uses a Motorola 
56001 DSP with 1 Mbyte of Random Access Memory (RAM). processing data acquired by 
the input modules . 
• Analog input module: This is a 13 bit dual channel analog to digital convertor module 
for acquiring data for measurements from dc to 51.2 kHz. A separate 13 bit analog input 
module is available for acquiring data for measurements from dc to 102.4kHz. 
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• 8-channel input module: This is a 12 bit 8 channel analog to digital convertor module for 
acquiring data for measurements from dc to 12.8 kHz. All channels are sampled simultane-
ously. and a maximum of 32 of these units can be added to a system. 
• Source Module: This is used as an analog output module. as well as a signal source for 
calibrating the input modules. 
• Programmable DAC : A Digital-to-Analog Convertor that can be programmed to produce a 
user defined signal. 
• Parallel Interface Module: This handles the interface between all modules and the host 
computer. 
The lIP 3565S system has the capability of acquiring many signals via its 8 channel input 
modules under software control. This avoids the need to physically swap signals round at the 
inputs. This makes it a very powerful data acquisition system. which has a certain amount of 
processing capability offered by its signal processing module. However this is not capable of 
processing the data from all channels simultaneously. Consequently for harmonic analysis of 
many channels. it can only be used as a snapshot system. 
2.3.1.4 The NOWA 1 Harmonic Monitor 
The NOWA 1 is a two channel voltage and current harmonic monitor designed primarily for the 
low voltage network (100 V to 400 V). meeting the requirements of the EN 50 006 or IEC 555 
(edition 1982) standards for domestic loads. 
The NOWA 1 works on a snap shot basis. acquiring 320ms snap shots of the voltage and current 
input signals once per second and computing the harmonics of these using an FFf. Sampling is 
synchronized to the fundamental component. and the out of band attenuation is greater than 60dB 
for signals which are separated from the centre frequency by more than 22 Hz. The 1.5 s time 
constant on the output required by the EN 50 006 / IEC 555 standards is achieved using staircase 
averaging on the computed harmonics. 
The NOWA can also compute RMS values of voltage and current. true reactive and apparent 
power. power factor. and the fundamental frequency of the input signal. Its output is in the form 
of a display that can show harmonic voltage or current versus hannonic order. and a strip printer 
that produces a list of hannonic voltages (percentage of the fundamental) or currents (amperes) 
versus hannonic order. 
2.3.1.5 Hungarian Research Institute Research 
The Hungarian Research Institute for the Electrical Industry have developed a mUlti-purpose 
instrument that can be used both as a multimeter and an analyzer. and is reported in [Papay 
et al .• 1990]. It is a two channel instrument designed to measure the characteristics of sinusoidal 
or non-sinusoidal voltage and/or current. giving such quantities as the fundamental and harmonic 
voltages. currents. active and reactive power. phase angles. and power factor. It measures up to 
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the 13th hannonic, using a Z-80 micro-processor assisted by a floating point arithmetic processor 
for hannonic computation. A graphic processor is used for data display on the instruments built 
in CRr display. A Hoppy disk drive can be attached to the system for storing measured data, and 
the instrument can be operated by remote tenninals via an RS-232 link (using an IBM PC for 
instance). The instrument is a snapshot ;;;ystem - it cannot compute the hannonics of each cycle 
and subsequently analyze these in real-time, archiving only the relevant data. 
2.3.1.6 Georgia Institute of Technology Research 
The School of Electrical Engineering at the Georgia Institute of Technology carried out a feasi-
bility study investigating the requirements for developing and implementing an on-line hannonic 
measuring system for the New York State Extra-High-Voltage (EHV) grid in conjunction with the 
New York Power Authority. The results of this study are reported in [Zelingher et ai., 1990] and 
in [Meliopoulos et ai., 1992]. 
In their study they conclude that existing voltage and current transformers will influence 
the accuracy of measurements, and identify the need to characterize them and correct computed 
hannonic components. They also requin! a system that will make synchronized measurements of 
voltage and current at selected substations. 
The system is PC based and uses a PC data acquisition card to acquire voltage and current 
signals. Multiple PC based units are located at various sites on the EHV network, and are 
connected to a master workstation via tdephone lines. The PCs acquire a 0.5 s snapshot of data 
from each transducer at predetennined ojme intervals (either every 10 or 15 minutes), compute 
the hannonics of the data (up to the 251h hannonic), correcting for errors caused by transducer 
frequency response irregUlarities, store the data on theirlocal hard disk, and send hannonic results 
to the master workstation. Acquired data is time tagged to enable comparison with data acquired 
from other sites using the substations reference clock. The system is only capable of perfonning 
hannonic analysis on a snap shot of data. although it can do this repeatedly, and is designed to run 
unattended for long periods. 
The use of hannonic state estimation software that uses the hannonic measurement data col-
lected by the master workstation from nominally 12 monitoring sites is described in [Meliopoulos 
et ai., 1992]. This estimates hannonic voltages and currents at all nodes of the power transmission 
system based on the data collected from the 12 monitoring sites. 
2.3.1.7 Research at the Queensland Institute of Technology, Australia 
A three voltage channel and five current channel harmonic analyzer developed in the School 
of Electrical and Electronic Systems Engineering at the Queensland Institute of Technology is 
reported in [Littler, 1988]. This is a snap shot system based on the Motorola 6802 micro-
processor. It samples synchronously with the fundamental frequency, and measures up to the 21st 
hannonic. Output is in the fonn of a printout which gives the fundamental frequency, voltage or 
current hannonic magnitudes (RMS voLs or amperes), and voltage or current phase. 
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2.3.1.8 Worcester Polytechnic Institute Research 
This section summarizes the research carried out at the Worcester Polytechnic Institute into the 
design of a system for automated measurement and statistics calculation of voltage and current 
harmonics. Their work is reported in [Orr et aI., 1986], which was presented at the IEEE power 
Engineering Society 1986 Winter Meeting. 
The system is 8086 PC based, using a seven input analog to digital conversion card, allowing 3 
voltages and 4 currents (including the neutral current) to be monitored. Sampling is synchronous 
with the fundamental frequency. 
The instrument can store and display the mean, mean square value, variance, maximum, and 
minimum for each harmonic of each channel over a period of N hours, divided into subintervals 
of length T seconds. The telephone influence factor and total harmonic distortion may also be 
calculated over the entire interval, and probability distributions of magnitude and/or phase angle 
can be calculated as histograms. 
The measurement is almost completely software controlled, with a menu-driven setup for 
establishing the measurement conditions - such as transducer type for each channel (voltage or 
current transducer) and transducer ratio. input gain, current shunt value, total measurement time, 
and measurement interval. 
The harmonic measurement system is clearly not real-time, only taking snapshot measurements 
every T seconds with the processing perfonned by the PC's 8086 micro-processor. The inputs 
to the monitor are analog, which require isolation from the high voltage system under test if the 
instrument is to be protected. 
2.3.1.9 The MAC-8 System 
The MAC-8 data acquisition system for automatic harmonic measurements was developed be-
tween 1975 and 1982 by the then New Zealand Electricity [NZE. 1973]. Its primary purpose 
was to monitor and record harmonic levels at points on the NZE transmission system for line 
voltages of 66kV and above. and to assess compliance with the "Limitation of Harmonic Levels 
Notice" [NZED, 1983]. 
It was originally intended as a controller and data acquisition unit for the SAFPSA spectrum 
analyzer [Edward et al.. 1981] to provide an automatic harmonics monitoring system. However 
the SAFPSA was abandoned in favour of the FFf due to problems experienced in adapting it 
to automatic measurement. Two MAC-8 systems were produced, each housed in a caravan for 
towing to any measurement site in New Zealand. 
The MAC-8 is based on a specially built minicomputer for the fast data acquisition and 
processing required by harmonic measurement. It can find up to the 50th harmonic of three 
voltage and three current channels, and uses a synchronized sampling technique. Computed 
harmonic levels are compared with a threshold of the limits set out in [NZED, 1983], and are 
stored on tape if any thresholds are exceeded. The system can monitor any point of common 
coupling for over one week, with stored data analyzed after monitoring. It is a snapshot system, 
with data acquired from each channel once per minute. Data stored during monitoring is analyzed 
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after monitoring by a large mainframe ccmputer, which usually takes several weeks to complete. 
2.4 Conclusion 
Because of the detrimental effects of excessive harmonic levels on a power system. many countries 
have introduced standards limiting hannonic voltages at points of common coupling and hannonic 
currents produced by distorting loads. The standards deal with various types of loads by grouping 
them according to size, leading to standards that deal with domestic loads and industrial loads 
separately. Standards for industrial loads also deal with the transmission system and distribution 
system separately. 
As well as specifying limits, stand<lrds also set out requirements for harmonic monitoring 
instrumentation. A review of the salient harmonic standards illustrates that the main requirement 
of harmonic monitoring equipment is to find harmonic voltage and current magnitude levels. 
Additionally they accept the use of Off analyzers. giving permissible errors in measuring voltage 
and current harmonics. However, differe:1t standards vary according to how hannonic levels are to 
be computed using the Off, generally sp,!cifying different window lengths, or requiring averaging 
of the data prior to the Off. They also hnve different requirements for processing of data after the 
Off, with some requiring averaging, and others giving no specific details. 
To meet the diverse requirements of the different standards clearly requires a very flexible 
instrument - one of the main factors influencing the design of the CHART instrument, which has 
inherent flexibility because processing j;, performed in software. This approach allows different 
processing techniques, tailored to meet Ihe requirements of panicular standards or even research 
requirements, to be applied in different situations by loading the appropriate software onto a 
common hardware 'platform'. 
The CHART instrument has been designed to have the selectivity and time constant required 
by New Zealand legislation. By using precision components in the data acquisition stage, high 
accuracy analog to digital convenors. and 16 bit digital arithmetic the error in computing voltage 
and current hannonics is minimized. Nevenheless. it is difficult to put an absolute accuracy on 
these measurements, as the instrument relies on its connection to the power system to obtain 
accurate information on the harmonic ,,.;ontent of currents and voltages. Suffice it to say that 
CHART has been designed to be very pn!cise to 'decouple' it from the inaccuracies of voltage and 
current transformers. 
Other harmonic monitors that perform processing in software have been developed. although 
these tend to process many channels of data in a single processor. This ultimately restricts the 
number of channels that can be investigated due to the processing speed of the single processor. 
and due to bus bandwidth limitations encountered in actually getting data from their sources to the 
processor. By distributing processing amongst data acquisition channels. the CHARI' instrument 
avoids these problems by actually processing and reducing data at its source. The following chapter 
covers the design of the first prototype of the CHART instrument, discussing its connection to a 
power system, its processing system. and its data display system. 

Chapter 3 
THE CHART I HARMONIC MONITOR 
3.1 Introduction 
The CHART I hannonic monitor began as the Hannonic Analysis and Instrumentation Project 
(HAIP) in 1986 with financial support from the then New Zealand Electricity Division. At that 
time a decision to use a new bus standard for the instrument, known as Multibus II, was made. 
Multibus II is an Intel multi-processor system bus standard, and at the time was considered 
technically superior to other available bus architectures such as VME. It was also anticipated that 
processor technology for Multibus II would soon match the requirements for multi-channel real-
time hannonic monitoring. Because of the requirement for real-time harmonic analysis up to the 
50th harmonic for multiple channels, as well as the need to compact, store and display harmonics, 
the instrument was designed by partitioning it into functional units. Each unit consists of a 
microprocessor subsystem, and uses the Multibus II Parallel System Bus (PSB) to communicate 
with other units. The features of MultiblJs II and the way they are used in the CHART instrument 
are discussed in Appendix 5A. Unfortunately Multibus II did not gain wide market acceptance 
as quickly as anticipated compared to i~ main rival, VME. Consequently the processor cards that 
were desirable for hannonic analysis did not emerge, and the monitor had to be built around the 
Multibus II processor cards that were <lvailable at the time. Progress on the monitor was also 
hindered by delays in introducing the bus interface device (the Message Passing Co-processor or 
MPC) and in the development of the iRMX operating system to a level that would fully utilize the 
bus capabilities. 
This chapter introduces the environment in which the harmonic monitor must operate and 
covers the data acquisition system and Multibus II subsystems that make up the monitor, from the 
acquisition computer to the FFf computation subsystem, through to the compaction and storage 
subsystem. Hannonic data display in the instrument is achieved by use of a custom designed 
windows environment operating on a PC, which is also discussed. The chapter is concluded by a 
discussion on the achievements made with CHART I. 
Much of the ground work with the Multibus II software was performed by Norman Hadfield 
as part of a Masters degree [Hadfield, 1988], while the windowing software for the PC was written 
by Alex Bould, also as part of a Master.; degree [Bould, 1988]. 
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3.2 The Monitoring Environment 
The monitor relies on its connection to the power system to obtain accurate information of 
the currents and voltages and yet needs to be adequately isolated from the electrostatic and 
electromagnetic effects of the high voltage system. 
The inputs to the monitor comprise six analog voltages transmitted from transducers by 
fibre optical cables. These signals are obtained from current and voltage transducers located at 
appropriate points of the network:. 
To reduce the signals' dynamic range to a level suitable for transmission through fibre optical 
cables, the fundamental component is attenuated by passing each signal through a highpass 
filter, with a cut-off frequency at the 2nd hannonic. This leaves the hannonics unattenuated, 
maintaining them above the noise level. The magnitude and phase change in the signals, introduced 
by the transdUcers, interfacing circuitry, and signal conditioning equipment are required to be 
compensated for in the frequency domain after their DFfs have been computed. 
The fibre optic cables provide an effective means of isolating the signal processing equipment 
within the monitor from the high voltage power system equipment. The original specification for 
the interface of the monitoring instrumentation and the transducers was made by the New Zealand 
Electricity Division [Goodwin. 1986]. The interface and related signal conditioning are illustrated 
in the schematic diagram of Figure 3.1 
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3.3 The Structure of the Harmonic Monitor 
This section describes the hardware, software, and operation of the CHAIIT I hannonic monitor. 
The monitoring system consists of three main components: (i) a dedicated signal conditioning and 
data acquisition system, (ii) a Multibus n multiple processor system, and (iii) an IBM compatible 
PC-AT. These are illustrated, together with their interconnections, in Figure 3.2. 
=: 6 channel data 
=: acq u isi tion 
=: system 
6 analog 
inputs 
Multibus II 
computer 
SBX system GPIB bus bus 
Figure 3.2 The CHART I Harmonic Monitor Structure. 
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display 
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The dedicated data acquisition system is designed specifically for the purpose of acquiring six 
analog voltages simultaneously from external power system transducers and converting them to 
digital samples suitable for computer processing. Time domain data are converted to hannonic 
data in the Multibus II system, which are stored for later retrieval and analysis. Hannonic data 
are retrieved and displayed on an IBM compatible PC-AT which is connected to a Multibus II 
computer by a General Purpose Interface Bus (GPIB). 
3.3.1 The Data Acquisition System 
Figure 3.3(a) illustrates one channel of the data acquisition system. Each of the inputs fed to the 
data acquisition system is passed through an anti-aliasing filter. This filter attenuates frequencies 
above the 50th hannonic to reduce errors caused by aliasing. The signals on each channel are 
sampled and held simultaneously in order to provide time synchronous signals for subsequent 
sequential analog to digital conversion, which achieves accurate 12-bit digital representations of 
the analog signals. 
The sampling signal is produced by the Sample Rate Multiplier (SRM) which has the primary 
purpose of adjusting the sampling interval in order to maintain it at an 'exact' rh sub-multiple 
of the fundamental period (it effectively accommodates the small changes that may occur in the 
mains frequency). This device combines an 8751 Intel micro-controller, and a high speed counter 
(operating at 22 MHz), to produce 128 sampling pulses, uniformly spaced in time, within one 
period of the fundamental waveform. Hence a rectangular window is effectively applied over one 
period of the fundamental, virtually eliminating the problem of spectral leakage [Brigham, 1974]. 
The signal conditioning performed to provide the zero crossings of the fundamental wave is 
illustrated in Figure 3.3(b). The SRM is discussed in Section 5.2.2.3. 
The output of the Analog to Digital Convertor (ADC) is a parallel signal which is stored in 
a First-In-First-Out (FIFO) buffer. This provides some buffering between the data acquisition 
system and the Multibus II data acquisition computer. The data acquisition system also makes an 
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Figure 3.3 (a) One channel of the data acquisition system. (b) Production of the sampling signal. 
estimate of the fundamental frequency at the time of measurement. This infonnation is transmitted 
with the digitized signals to the Multibus II data acquisition computer. 
3.3.2 The Multibus n System Computers 
The data 'captured' in the previous stage still requires considerable transfonnation to be in a 
useful fonn for analysis. It is averaged to reduce computation requirements and the effect of 
non-hannonic signals present in the acquired signals (discussed in Section 6.4), transfonned from 
the time domain to the frequency domain using an FFf algorithm and then processed to store 
not only the raw hannonic data, but also derived infonnation such as maxima and average levels 
encountered. Finally the stored data must be made available for further purposes, such as display 
on the PC-AT, or control purposes designed to reduce the detected hannonics levels. 
A system which provides a multi-processor environment, such as Multibus II, enables the 
separation of the processing requirements into three main parts, with each part perfonned by a 
separate Single Board Computer (SBC), as illustrated in figure 3.4. The detailed implementation 
of software on each computer is discussed in full in [Miller et al., 1990]. 
3.3.2.1 The Acquisition Computer 
Infonnation from the data acquisition system passes directly to the memory of the acquisition 
computer. This is a Micro Industries Multibus II prototyping computer based on the Intel 80186 
micro-computer [Micro Industries, 1987], and is referred to as the 186/11 OA board. It incorporates 
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Figure 3.4 The Multibus n system configuration. showing the functions perfonned by each computer in the system. 
a complete interface to Multibus II using the MPC, the 80186, and the 8031 micro-control1erused 
to implement interconnect space. It also has a Direct Memory Access (DMA) unit. 512 kb of 
Dynamic RAM (DRAM), 128 kb of Erasable Programmable Read Only Memory (EPROM), an 
RS232 serial port for terminal communkations, an Intel iSBX bus, and a free area for prototyping 
designs. With these features it acts as a platform to prototype designs for Multibus II boards without 
the need to design and produce the compl,!te bus interface. In this design the iSB X bus on this board 
is used to interface the data acquisition system with Multibus II, as it provides adequate bandwidth 
for 6 channels sampled at 6.4 kHz each. The 186/1 lOA board runs a simple operating system 
written by the author which provides critical functions such as board initialization, Multibus II 
message passing and interconnect space support, terminal communication calls, data acquisition 
drivers, and a boot-loader. This operating system and the development of the boot-loader is 
described in fuJI in [Miller et al., 1990]. Multibus II message passing concepts and interconnect 
space concepts are covered in Appendix 5A. 
In addition to acquiring data, the acquisition processor averages each of the six channels 
of time domain data over five cycles of the fundamental component, producing one averaged 
cycle per channel. This reduces interference from non-harmonic frequencies present in the signal 
(discussed in Section 6.4), as well as reducing the rate of data being FFf transformed, thereby 
reducing the requirements of the FFf computer. 
The averaged data are formed into packets, which are queued by the acquisition computer, 
ready for passing to the FFf computer via the Multibus II message passing system. The bulk of 
data movement onto and off the acquisition computer is handled by DMA devices, and interrupts 
are used to handle incoming data and Multibus II messages (which are in fact bus interrupts). The 
code is wrillen in the Intel PL/M high level language with MOD186 to support the 80186 micro-
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computer, and with a small amount of Intel ASM86 assembler used in initialization stages and in 
time critical sections of the code (the averaging algorithm for instance). The source code is written 
in separately compiled modules with their own initialization structures allowing each task to be 
managed effectively. The software for this computer was developed on the Intel iSBC286/l00A 
single board computer running the iRMX286 Release 11.4 operating system and loaded into the 
180/llOA target system using the boot-loader discussed in [Miller et ai., 1990]. 
3.3.2.2 The FFT Processor 
The FFf processor is a standard Intel Multibus II 80386 based computer that runs at 20 MHz. It 
uses a radix-2 FFf algorithm to compute the Off of the averaged time domain data received from 
the acquisition processor. The requirement that the data be transformed in real-time ultimately 
restricts the number of channels that can be handled by this board. It was originally intended to 
use a Multibus II array processor card to implement the FFf, however this was unavailable at the 
time. The transformed data packets are queued ready for message passing to the compaction and 
storage processor. 
This 386 computer is running in its 8086 mode which maximizes its processing capabilities. 
It also runs an Intel supplied Built In Self Test (BIST) prior to loading its application from the 
master Central Processor Unit (CPU) using the boot-loader discussed in [Miller et ai., 1990]. The 
application initializes the board and then creates queues for averaged data to arrive from the data 
acquisition board and queues for FFf data to go to the main CPU board. Interrupt service routines 
and OMA transfer routines service the reception and transfer of data from the acquisition board 
and to the main CPU. 
The software is written in PL/M86 and ASM86 as a set of modules. The data arrives from 
the data acquisition board at intervals of five cycles of the fundamental frequency (lOOms for 
50Hz). The software receives a message of time-domain-averaged sample packets, applies the 
FFf algorithm to each of the packets, and then sends the data to the next board. 
To achieve this task the FFf algorithm has been written in PL/M86 and then hand optimized in 
assembler [Hadfield, 1988]. The resulting algorithm including all message passing takes typically 
80 percent of the processing power of this board. All arithmetic is performed using 16 bit fixed point 
number representation, with scaling after each stage of the FFf to avoid overflow [Hadfield, 1988]. 
3.3.2.3 The Compaction and Storage Processor 
To enable the inspection of harmonic levels at a later time, or at a location other than in the field, 
the harmonic data are compacted and stored on a hard disk. 
The compaction and storage process takes data from the FFf processor and compacts it 
by averaging over one second intervals. A time stamp from the corresponding time domain 
source data is appended to every FFf packet, enabling the precise identification of the time of 
measurement of the raw data. 
The compaction and storage computer is based on the 80286 processor and is the master CPU 
in the Multibus II chassis, running the iRMX286 11.4 operating system. This computer downloads 
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the applications to the acquisition and A=T processors as described in [Miller el al., 1990]. After 
login the user is able to start either or both of two main applications - 'compaction and storage' 
and 'retrieval and replay' documemed tx:low. 
Access to the disk drives is gained using a Mullibus II peripheral comroller computer (shown 
in figure 3.4) which is configured imo the RMX operating system running on the compaction and 
storage processor. Standard RMX opemting system calls to disk drives are therefore supported 
via this computer. 
3.3.2.4 The Retrieval and Replay Task 
The set of 'readings', stored on disk, may be required for display andlor further analysis. The 
retrieval task reads the selected data items back imo memory from hard disk and sends them via 
the GPIB bus to the PC. 
The multitasking capability ofRMX286 is used to enable the retrieval task to operate concur-
remly with the compaction and storage task on the same CPU, but at a lower priority. The two 
tasks are started from completely separate logins, which allows the instrumem to be recording one 
set of 'readings' while displaying a completely separate set of ·readings' from another occasion. 
The monilor will also display in real-tim! the same set of 'readings' that are being recorded. 
The algorithms for compaction, storage and replay are wriuen in PLIM286 and rely heavily 
on the iRMX286 mullitasking operating system for aspects of priority, message passing over 
Multibus II and file storage and retrieval. The code for imerfacing to the GPIB bus (which plugs 
imo the iSBX bus of the compaction computer) was written and tested locally. Each section of 
code is wriuen as a separate module, which aids the maintenance of complex programs. 
3.3.3 The PCI AT Display 
The user interface to the CHART instrument was considered an important feature ofil, as the ease 
with which the system may be configured to perform desired operations ullimately determines its 
popularity. and is conducive to its correct use. 
The user imerface to this instrumem is a custom wriuen mouse driven windowing system and 
uses icons (graphically drawn keys) to provide a very comprehensible instrumem imerface. 
Data are displayed as graphs of harmonic vollage. currem, impedance, and power against 
harmonic order. Both the magnitude and phase of these variables can be displayed. Each graph is 
comained in a separate window, and the windowing system enables a user to layout the display 
to suit particular requirements. This is achieved by enabling a user to move a window about on 
the display. shrink or enlarge it. and/or La completely remove it. 
II addition to the graphs, the actual ::undamemal frequency is shown on the display, and an 
indication of whether or nOl it is within t.he prescribed limits is also shown. 
The PC/AT software is wriuen exclusively in MODULA-2. MODULA-2 has mullilasking 
buill into the language which permits the writing of a schedular for concurrently executing tasks 
or processes. The schedular uses message passing as its only method of synchronization. The 
use of the schedular permits further decomposition of the PCI AT software into tasks even though 
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PC-DOS (pC Disk Operating System) itself does not allow multi-tasking. The schedular takes 
care not to allow the intenuption of tasks that are using PC-DOS operating system calls; this may 
cause conuption of the operating system as many PC-DOS calls are not re-entrant. 
The long term plan for the user interface and graphical hannonic display was to incorporate it 
into Multibus II when a suitable graphics card became available. 
3.4 Conclusion 
This chapter has described an hannonic monitor for which software has been developed to provide 
the type of information required by current New Zealand legislation [NZED. 1983], although many 
future requirements can be accommodated without altering the hardware structure. A prototype 
of the monitor was completed in May 1990 and was initially operated in a controlled laboratory 
envirorunent where it was calibrated and prepared for use in the field. In July 1990 it was taken to 
the Islington substation in Christchurch, New Zealand, and used to monitor hannonic levels. This 
exercise is discussed in the next chapter. 
The work with this monitor lead to the publication of a paper in the proceedings of the 1990 4th 
International Conference on Hannonics in Power Systems (ICHPS4) in Budapest, Hungary [Lake 
et ai., 1990], and in the proceedings of the 7th International Conference of the Intel Real-Time 
Users Group (iRUG) in St. Louis, Missouri, USA [Miller et ai., 1990]. 
Chapter 4 
HARMONIC MEASURlEMENTS USING CHART I 
4.1 Introduction 
This chapter documents field tests perfonned with the CHART I instrument introduced in 
the previous chapter during July 1990 at the Islington Substation in Christchurch [Miller and 
Dewe. 1992a]. [Miller. 1990]. It discusses the connection of the instrument to the system and 
identifies a number of practical issues associated with such an exercise. In particular. issues 
associated with interfacing such equipment to the power system voltage and current transducers 
via fibre optic links are addressed. together with details of the necessary on-line compensation for 
the characteristics of the transducers. fibre-optic links and associated signal conditioning circuitry. 
The limitations of the CHART I monitoring system are identified and improvements to the system 
leading to CHART II are discussed. 
4.2 Harmonic Measurements 
With the co-operation of the Electricity Corporation of New Zealand. the prototype CHART I 
system was used to monitor harmonic levels at the Islington end of the Islington - Twizel 220kV 
transmission line illustrated in Figure 4. J (a). Design Power New Zealand's fibre optic harmonic 
monitoring system was used to isolate the instrumentation from voltage and current transfonner 
connections in the Islington switchyard, as discussed in Section 3.2. Figure 4.1(b) shows the 
location of the Current Transfonners (CI's) and the Voltage Transfonners (VTs) used for the tests 
on the transmission line. Conventional protection Cfs and Capacitor VTs (CVTs) were used 
to provide replicas of the line current and bus voltage waveforms. These have unknown low 
pass frequency responses which will have affected the results obtained - especially the voltage 
harmonics [Meynaud. 1989]. [Arrillaga et a/ .• 1985a]. However there was no alternative, and 
as the purpose of the exercise was to evaluate the system rather than the end results. these were 
considered adequate. Due to data storage limitations of the system as it was configured then, 
harmonic levels were only monitored and stored for up to one hour. This was perfonned several 
times Ihroughout the tests. storing the results on streaming tapes at the end of each session. 
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Figure 4.1 (a) The hannonic monitoring instrumentation connection to the New Zealand South Island 220kV 
power system. (b) Current and voltage transformer locations used for testing. 
4.2.1 Design Power New Zealands Fibre Optic Harmonic Monitoring System 
The Design Power hannonic measuring fibre optic system illustrated in Figure 4.2 is an analog FM 
system specifically intended for analysis of signals on in-service high voltage equipment. This 
transmission system has a dynamic range which, in the presence of the fundamental component, is 
too low for the reliable detennination of voltage and current hannonic levels, which are generally 
below the noise floor of the transmission channel. This problem is circumvented by preceding 
the transmission system with high pass filters designed to attenuate the fundamental frequency, 
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thereby allowing the ampli fication ofhannonic levels above the noise floor [NZE. 1973]. High pass 
filtering is a recognized technique for use in systems with a limited dynamic range [pesonem.198l]. 
although it requires compensation for the filter responses - another computational burden and 
source of error. Compensation for the filters (as well as the optical transmission system and 
data acquisition system anti-aliasing filtc=rs) was achieved by multiplying hannonic magnitudes 
by lookup tables. determined from the filters in the laboratory. The phase response of the filters 
was compensated for by adding the inverse filter phase responses to the hannonic phase results -
also determined in the laboratory [Miller. 1990]. The high pass filter magnitude responses are 
shown in Figure 4.3. Unfortunately these high pass filters attenuate the fundamental component 
so severely that it is extremely difficult to reliably amplify it back to its original level given that the 
fundamental frequency of a power system varies continuously [Miller. 1990]. Nevertheless. this 
system is adequate for assessment of compliance with New Zealand legislation which does not 
require the fundamental component [NZED. 1983]. However. for more thorough research (such 
as hannonic impedance determination and hannonic power flow) the fundamental component is 
important [de Oliveira et aJ .• 1989]. One channel of the six channel (three phase) fibre optic 
transmission system was not functional during the tests, preventing the CHART I system from 
computing the yellow phase current hannonics. 
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4.2.2 Harmonic Current and Voltage Results 
The approach adopted in the use of CHART was to record the average levels over a pre-defined 
time span (say one minute). From this data. trends in harmonic levels over time can be easily 
graphed by displaying harmonic voltage or current versus time. as illustrated in the results of 
Figure 4.4. This figure shows the average harmonic voltage and current levels for the RED phase 
over 10 second intervals. Shown beside each 'scratch' graph is a histogram. giving the occurrence 
of a particular harmonic voltage or current. 
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Figure 4.4 Selected red phase voltage and current harmonics measured at the Islington substation on the 
Islington-Twizel 220k.V transmission line. beginning at 2pm. Thursday July 26. 1990. Current is shown in 
amperes and voltage is shown as a percentage of the nominal system phase to Earth voltage. 
During monitoring. instantaneous harmonic magnitudes for all three phases up to the 50th 
harmonic can be displayed on a single chart, as illustrated in Figures 4.5 and 4.6. Readily apparent 
from the charts is that the blue phase 3rd harmonic voltage is significantly lower than that of the 
red and yellow phases, which illustrates the importance of three phase harmonic measurement and 
display. 
4.2.3 Harmonic Impedance and Power 
Harmonic impedance data of a supply system is of importance to supply authorities and consumers, 
as high harmonic impedance can indicate a possible resonant condition which could lead to the 
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Figure 4.5 Hannonic voltages measured at th~ Islington subslation on the Islington-Twizel220kV transmission 
line, 1:30pm, Wednesday July 25,1990. 
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Figure 4.6 Hannonic currents measured at the Islington substation on the Islington-Twizel 220kV transmission 
line, 1 :30pm, Wednesday July 25, 1990. Yellow phase current hannonics are not shown, as the signal representing 
yellow current was not available from Electricorp's equipment. 
amplification of hannonic voltages. Given that the CHART hannonic monitor can compute 
harmonic voltage and current at a busbar (both magnitude and phase), it is possible for it to 
compute harmonic impedance at a busbar [de Oliveira et al., 1989], given by 
(4.] ) 
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or 
(4.2) 
where, 
n is the harmonic order, Vn is the harmonic voltage magnitude resulting from the harmonic current 
in, In is the magnitude of harmonic currents in the line, and <Pin and <Pun are the phase angles of 
in and Vn respectively. 
Impedance obtained using equation 4.2 may not represent the impedance of a supply. This 
is certainly true if loads generating harmonic currents are present in the ac supply system while 
testing, and if the transducers used to provide voltage and current infonnation are inadequate. 
Reliable measurement of an ac systems harmonic impedance in a non-invasive way is a difficult task 
requiring comprehensive investigation under a range of operating conditions, and the identification 
of all harmonic sources [Arrillaga el a/., 1985b]. Clearly the CHARI' system is capable of 
calculating harmonic impedance. although the results require careful interpretation. 
To be able to measure harmonic impedance makes CHARI' an extremely valuable tool in the 
comparison of actual harmonic impedance with theoretically detennined harmonic impedance, and 
in harmonic filter design. When used to make measurements over a long time span. CHARI' can 
detennine regions of harmonic impedance for three phases. rather than single points corresponding 
to harmonics on an impedance locus. Results from CHART are not confined to harmonic frequen-
cies; by analyzing voltage and current over as many as 16 cycles. frequencies to a resolution of 
almost 3 Hz can be resolved. 
Active and reactive harmonic power in each phase can also be obtained from harmonic voltage 
and current, along with the direction in which they are flowing. This infonnation could be useful in 
resolving harmonic problems by identifying sources of harmonic power. Since accurate magnitude 
and phase infonnation is necessary for this measurement. reliable CTs and VTs must be used - the 
accuracy of CHART's results is dependent on it being used correctly. 
4.3 Conclusion 
This chapter has documented the use of an advanced harmonic monitoring system in the field. 
The prime benefit of these tests has been to provide guidance on the future development of the 
CHARI' system. 
Given the nature of the algorithms used to compute harmonic levels and the number of 
channels required. multiple DSPs are ideally suited to this application. The increased processing 
power afforded by DSPs can lead to simplifications in data acquisition hardware and an improved 
signal to noise ratio in the acquired signal by oversampling voltage and current wavefonns and 
filtering them using the DSP [Crochiere and Rabiner, 1983]. In addition to this, Multibus II in 
conjunction with Intel's multitasking real-time operating system (iRMX) fonns a very powerful 
platfonn for multi-processing real-time systems. The tremendous number of features offered by 
the very highly integrated Multibus II CPU boards that Intel are now producing and the increased 
market acceptance of Multibus II means that a Multibus II based system is even more attractive 
than it was when the project began in 1986. 
4.3 CONCLUSION 3S 
The reliance on existing analog fibre optical transmission links to transmit voltage and current 
signals to the main CHARI' unit was considered a major disadvantage in any harmonic monitor 
because the fundamental level cannot be measured reliably. When the project began in 1986, 
standard windowing environments for the development of the control and display software for the 
PC were not available. As a result of this, a custom windows environment was written as part of 
the project. Although this windows environment was very good, with the emergence of standard 
windowing software (such as Microsoft Windows) in the late 1980s it was decided to change 
from the custom software to a standard, which is supported by industry, and which is constantly 
upgraded. 
This chapter has addressed a number of short falls of the CHARf I system. Solutions to these 
problems are incorporated in the CHAIn II harmonic monitoring system which is the subject 
of the next chapter. The field tests outlined in this chapter have lead to the publication of a 
paper in the proceedings of the 1992 conference of the Institute of Professional Engineers New 
Zealand [Miller and Dewe, 1992a]. 

Chapter 5 
THE CHART II HARf\J10NIC MONITOR 
5.1 Introduction 
The previous chapter documented the use of CHART I in measuring hannonic levels at a substation. 
As a result of this exercise. and of visits by Mr. M.B. Dewe to the 1990 ICHPS conference in 
Hungary [Lake et al .• 1990] and of the author to the 1990 international iRUG conference [Miller 
et al .• 1990]. a significant change to the CHART I system was conceived. leading to the superior 
CHART II system. Fundamental to the new concept was a shift from the analog fed multi-channel 
data acquisition system feeding a central processor. responsible for harmonic computation. to a 
modular system with processing power distributed amongst the data acquisition channels. and as 
close to the front end as practicable. Data acquisition and analog to digital conversion is performed 
in the switchyard next to 'bus gear', with converted data transmitted to the main processing unit 
by digital fibre optic cables. 
By following this structure, and using the Texas Instruments TMS320C26 DSP, the new system 
has the ability to compute voltage and current harmonics for as many as 36 channels up to the 50th 
harmonic on a single Multibus II backpl:me. As in the case of CHART I, hannonics are computed 
for every fundamental cycle continuously and in real-time. and can be displayed as they occur. 
A major advance on CHART I is that tt.e harmonic levels of each channel for every single cycle 
can be monitored on-line, leading to a significant reduction in required storage capacity and the 
ability to capture and store significant events. 
The user interface to the instrument is by means of a custom designed application running 
under Microsoft Windows 3.1 on a 386/486 PC workstation running MSDOS 5.0. The PC 
communicates with the main processing unit using the TCP/IP protocol on an Ethernet link. The 
networked connection enables the workstation to be situated at a location other than that of the 
main CHART unit. and also enables multiple users to access CHART data by using different 
workstations. Multiple CHART units may be connected to the same network, and Ethernet 
communication facilitates the possibility of interconnecting to power system System Control And 
Data Acquisition systems (SCADA). 
This CHART system incorporates a GPS satellite time referenced accurate real-time clock 
feature that enables the unit to accurately time stamp data acquired from power system transducers. 
This feature, combined with CHARTs ability to sample voltage and current signals at frequencies 
higher than those required by hannonic .malysis, means that it is a powerful tool for use in transient 
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analysis of power system wavefonns, and has found applications in fields such as fault location 
on transmission lines. Furthennore, by using several units at geographically separate locations on 
the same network, it has the inherent capability of enabling precise simultaneous measurement of 
power system parameters. 
This chapter gives an overview of the CHART II system. covering topics such as its connection 
to current and voltage transfonners on busgear, the parallel processing system and software used 
to compute harmonic levels, and the networked user interface to the system. It also covers the 
development of hardware and software for CHART II from its initial conception in November 
1990 to the use of a prototype to make measurements in October 1992. Photographs of various 
CHART II system components are included in Appendix 5C. 
5.2 An Overview of CHART II 
The CHART II system is illustrated in figure 5.1. It consists of three main sections: The 
multiple remote data conversion modules (RDCMs). a parallel processing system, and a network 
of workstations. 
REMOTE DATA 
CONVERSION MODULES 
( IN SWITCHYARD ) 
SATELLITE 
RECEIVER 
DISPLAY 
WORKSTATION 
CONTROL IDd DISPLAY 
WORKSTATION 
Figure 5.1 The CHART hannonic monitoring system. 
As depicted in figure 5.1, each analog voltage signal, representing either voltage or current, is 
converted to a digital representation by the remote data conversion modules and transmitted to the 
parallel processing system by fibre optic cable. This isolates the computer equipment and users 
from potentially hazardous voltages developed under fault conditions in a switch yard. The use 
of optical links between the conversion modules and the processing system also eliminates the 
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problem of ground loops and the resultant noise in the instrumentation system, as well as other 
electromagnetic coupling. 
The parallel processing system is responsible for the computation of hannonic levels in the 
signals received from the RDCMs, and f,Jr monitoring the levels. It also handles communication 
of data to display workstations, and storage of hannonic data. The configuration of the parallel 
processing system, and the display of hmnonic levels. is handled by PC workstations running 
Microsoft Windows. The CHART II system and the workstations are networked on Ethernet, 
which is used with TCP/IP to communicate data between the parallel processing system and the 
workstations. 
5.2.1 Remote Data Conversion Modules 
The remote data conversion modules an: used to convert current transfonner and voltage trans-
fonner outputs to 16 bit digital signals. and to transmit them to the processing system. The 
RDCMs are typically located next to busgear (either iilterior or exterior). near the current and 
voltage transducers to which they are cO:lOected. They receive their analog to digital conversion 
command from the paral.lel processing system (via a fibre optical cable), thereby ensuring that 
conversion occurs simultaneously on e2,ch channel. Sampling is synchronous with the power 
system fundamental as discussed in Section 6.2.2. In a specific application. consideration must be 
given to propagation delays in the fibre optic links if sampled data is to be time stamped accurately. 
Each RDCM is a stand-alone module. powered independently by batteries], trickle charged by 
a mains power supply if desired. Solar panels, may be added to trickle charge the batteries, 
which would avoid the running of power leads between units in a monitoring environment, and 
which would also enable a high degree of freedom of placement of the modules when connecting 
CHART to a power system. Alternatively the RDCM units can be powered by a common supply. 
This in tum enables a large amount of flexibility in monitoring various points on a power system. 
Separating the RDCMs from the main processing unit facilitates the tailoring of the analog/digital 
conversion circuitry to particular application requirements in a functional and cost effective way. 
The structure of a typical RDCM is outlined in Figure 5.2. 
5.2.2 The CHART Parallel Processing System 
The CHART parallel processing system is based on the Intel Multibus II bus architecture and uses 
the Intel Real-Time Multitasking operating system. iRMX386 release 111.3. to schedule the tasks 
required to collect. store. and distribute data. Harmonic levels in the signals acquired from the 
RDCMs are computed using FFfs [Brigham. 1974]. which is a computationally intensive process. 
For this reason. processing in the CHART system has been distributed over multiple DSP cards 
and moved as close as practicable to the front end data acquisition stage. The general structure of 
this is illustrated in Figure 5.3. 
Multiple data acquisition and proces;)ing cards or modules (DAPMs) are arranged to acquire 
and process two channels of data each. giving a total of 2n channels (where n is the number of 
1 The battery capacity of each RDCM enables ~p to 5 days of continuous operation before recharging is required 
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DAPMs). These cards incorporate a full interface to the Multibus II PSB. and are capable of 
message passing their results to any other card on the bus. However. as illustrated in figure 5.4. 
the system software is arranged so that the 486/133SE card acts as a central collection point for the 
DAPM results. and also performs any further computation required. If the computation required 
is too great for the 486/133SE card. it can 'farm' computation out to other processor cards added 
at a later stage as the system expands. This illustrates the importance of a good multiprocessing 
bus - one of the advantages of Multibus II is that extra processor cards can be added with minimal 
effort and with no fundamental hardware changes. 
The final card in the central processing system is the Digital Services Module (DSM) whose 
functions are twofold. Firstly it provides accurate timing and fundamental frequency information 
to the 486/133SE card for time-stamping of acquired data. and secondly. it produces sampling 
and synchronization signals for the data acquisition stage. The DSM monitors the power system 
fundamental frequency and produces a sampling signal that is exactly 1024 times the frequency 
of the fundamental. Sampling of voltage and current is therefore coherent. and spectral leak-
age [Brigham. 1974] from the FFT is minimal. as discussed in Section 6.2.2. Because spectra] 
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ETHERNET LINK 
Figure 5.4 Data flow in the CHART parallel processing system. The 486/133SE computer acts as a central 
collection point for DAPM data. 
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leakage is minimized by coherent sampling. the added computational burden of windowing the 
input data is not required. The device used to produce a coherent sampling signal is the SRM which 
is discussed in section 5.2.2.3. The DSM can also produce a sampling signal of fixed frequency if 
selected by a user. and can produce a sampling signal of 102.4/112.88 kHz for transient analysis 
of 50/60 Hz systems. A GPS satellite receiver interface is incorporated into the DSM to enable 
it to receive very accurate timing info:mation. This time is latched by the sampling signal and 
matched with captured data by the 486/133SE computer. The DSM communicates timing data to 
the 486/133SE over the Multibus II PSB. Even higher sampling rates are possible (in the order of 
IMHz) with the appropriate RDCM design. 
The maximum number of channel:; that can be monitored by the CHART system is limited 
by three factors. Firstly the number of available slots on the Multibus II backplane, secondly 
the processing power required to proO!SS the extra data. and finally limitations of the iPSB bus 
bandwidth. The largest Multibus II backplane has 20 slots, and with one 486/133SE and one 
DSM. 18 are left free for DAPMs. The extra processing requirements for harmonic analysis are 
added to the system automatically as more channels are added. in the fonn of DAPMs. which 
perfonn the FFf processing and on-line monitoring. The PSB bus can support a sustained transfer 
rate of 10 million transfers per second. When configured for harmonic analysis. the combined 
transfer rate for 19 DAPMs is less than 1 Million transfers per seoond, which is the maximum 
required for this particular application. Bus bandwidth and prooessing power would however be 
limiting factors with the significantly higher sampling rates used by transient analysis, although 
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it is anticipated that the front end DSPs would be used to operate on transient data, reducing its 
rate. As part of the on-going development of M ultibus II by Intel, its bandwidth has been doubled 
recently by doubling the bus clock frequency. This opens possibilities for higher sampling rates 
in future applications. 
S.2.2.1 Data Acquisition and Processing Modules 
(a) Introduction 
Each DAPM incorporates a fibre optic cable interface, and can acquire raw time domain data 
(in a serial digital format) transmitted from two independent RDCMs. As depicted in figure 5.5, 
two Texas Instruments TMS320C26 DSPs (one for each channel) are used to process the acquired 
data. The DSP results are stored in FIFO bum:rs for transfer to the 80186 micro-computer. The 
80186 micro-computer handles all message transactions over the Multibus II PSB via the MPC bus 
interface unit. The DAPM card supports interconnect space - a feature of Multibus II that allows 
centralized control and coordination of all Card:i identification, configuration, and diagnostics, as 
discussed in Appendix 5A. 
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Figure 5.5 Data acquisition and processing module structure. 
(b) The TMS320C26 Fixed Point Digital Signal Processor 
The TMS320C26 is a member of the family of Texas Instruments fixed point very large scale 
integration digital signal processors. It is identical to the TMS320C25 DSP [TI, 1986] in design 
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but has a larger internal RAM. The internal architecture of the TMS320C26 is a 32-bit Harvard 
type in which program and data memOIY reside in separate address spaces, allowing a full overlap 
of instruction fetch and execution. Externally the program and data memory are multiplexed over 
the same 16-bit bus so as to maximize the address range for both spaces while minimizing the pin 
count of the device. Other features of the device are: 
• lOOns instruction time. 
• 1568 words of configurable on-chip program/data RAM. 
• TMS320C25 object code com patible except for RAM configuration instructions. 
• 256 words of on-chip program ROM. 
• 128 kwords of data/program spa(:e. 
• Sixteen input and sixteen output::hannels. 
• 16-bit parallel interface. 
• Directly accessible external data memory space. 
• Global data memory interface. 
• 16-bit instruction and data words. 
• 32-bit Arithmetic Logic Unit (ALU) and accumulator. 
• Single-cycle multiply/accumulate instructions. 
• 0 to 16-bit scaling shifter. 
• Bit manipulation and logical instlUctions. 
• Instruction set support for ftoatin.~ point operations. adaptive filtering. and extended preci-
sion ari thmetic. 
• Block moves for data/program mmagement. 
• Repeat instructions for efficient use of program space. 
• Eight auxiliary registers and dedkated arithmetic unit for indirect addressing. 
• Serial port for direct codec interface. 
• Synchronization input for synchronous multiprocessor configurations. 
• Wait states for communication to slow off-chip memories/peripherals. 
• On-chip timer for control operations. 
• Three external maskable user interrupts. 
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• Input pin polled by software branch instruction. 
• Programmable output pin for signalling e,aernal devices. 
• CMOS technology. 
• Single 5V supply. 
• On-chip clock generator. 
The dynamic range of the signals acquired by the CHARI' RDCMs is 16 bits, which enables 
16 bit fixed point arithmetic to be used in the anti-aliasing filter and FFf. The use of floating 
point arithmetic was considered, although the relative hardware simplicity of the fixed point 
TMS320C26 versus floating point DSPs (namely the TMS320C30) was considered more of an 
advantage than the slightly more complicated software involved in a fixed point implementation. 
In any im plementation, be it fixed or floating point, a clear understanding of the num ber representa-
tion and arithmetic is essential. This understanding reduced the seemingly more complicated fixed 
point implementation to quite a simple problem. Other issues involved in the decision to use fixed 
point arithmetic are that integer number representation is standard amongst different processors, 
whereas real number representation varies between different manufactures. Furthermore, integer 
representation is more efficient (requiring only 2 bytes of storage as opposed to 4 for real numbers), 
which is imponant for achieving maximum thmughput on limited bandwidth channels, and natu-
rally requires less storage. The TMS320C26 was used (as opposed to the TMS320C25) because 
of its larger internal RAM, in which the FIR filter and FFf are implemented at a higher speed than 
external RAM because of the internal 32-bit HlrVard-type architecture of the TMS320C26. The 
Texas Instruments family of DSPs was used simply because considerable expertise exist within 
the department of Electrical and Electronic Engineering with this family, and because the software 
development tools were readily available. Further information about the TMS320C26 can be 
found in [TI, 1991]. 
(c) DSP Executable Down-Loading and DAPM Control 
Each DSP has 64 kwords of external static: RAM, divided into 32 kwords of program RAM 
and 32 kwords of data RAM. This amount of external data RAM enables the DSPs to buffer 
data when sampling at higher sampling rates for transient analysis. A DMA facility from the 
80186 microcomputer to the DSPs program RAM is provided. Hence an image of a program 
that a DSP is required to execute can be placed directly into its program RAM by its host 80186. 
Software operating on the 80186 is able to receive this program image over the PSB from the 
486/133SE computer. As well as acting as a boot server, the 486/133SE acts as a file server, 
storing DSP executables received from a PC workstation, via Ethernet, where they are developed 
using the Texas Instruments fixed point DSP software development tools.2 When instructed by 
2 As explained in the Conclusion to this chapter, the TCPfIP software for the 486/l33S E computer is unavailable 
at present, meaning that a complete Ethernet interface i~ not possible. Hence a temporary means of transfening files 
between a PC and the 486/l33SE file server using a floppy disk is used, as illustrated in Figure 5.6. 
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the 486/133SE, the host 80186 can boot the DSPs to begin their program execution. This is 
usually done by the 80186 releasing the n:set on the DSP, and subsequently enabling the sampling 
signal to pass to its RDCM. All DAPMs are instructed to do this simultaneously by broadcasting an 
unsolicited message from the 486/133SE computer to a port on all boards in the Multibus II system 
(the details of ports and broadcast messages are covered in Appendix SA). This boot-loading 
process is illustrated in Figure 5.6. The ability to download bootable program images to the DSPs 
from a workstation is a key feature of CHART II, giving it tremendous potential as a research 
tool, as well as a power system instrument. Using this feature, CHART can be used for a variety 
of functions such as hannonic analysis over any number of cycles of the fundamental, or fault 
detection. The analysis technique used is selected by the user at a workstation from a number of 
options. The appropriate bootable image is then downloaded to the appropriate DSP, taken from 
a collection of pre-compiled DSP prograrns corresponding to each option. 
(d) DAPM Processing Algorithms and Data Flow 
For hannonic analysis, voltage and current wavefonns are sampled at eight times the frequency 
required to resolve up to the 50th hannonic. Oversampling in this manner reduces the complexity 
of anti-aliasing filters in the RDCMs and leads to an improved signal to noise ratio in the sampled 
signal as discussed in section 6.2.2. The s:unpling signal is generated on the DSM and sent via each 
DAPM to the RDCMs. The DAPM can gate the sampling signal to each RDCM independently if 
data from that channel is not required. A data flow diagram illustrating an example of the data flow 
rates and processing perfonned by a DSP for hannonic analysis is shown in Figure 5.7. Acquired 
data is passed through an 8:1 decimation :U1ti-aliasing finite impulse response filter [Crochiere and 
Rabiner, 1983]. This reduces its rate to precisely 128 samples per 50 or60 Hz cycle. The FIR filter 
output is averaged over 4 cycles3 and plclced in a FIFO buffer as well as being passed to an FFf 
routine. This perfonns an FFf on data accumulated for one averaged cycle, and places the output 
data in a second mo buffer. Obviously for the DSP to perfonn FFfs continuously on a cycle 
by cycle basis, data must be buffered, which is another reason for the DSPs external data RAM. 
Data flow and buffering in the DSP is discussed in Section 6.5. The 80186 microcomputer reads 
the time domain data and hannonic information from the mos and monitors it, sending results 
to the 486/133SE computer. In this way all of the processing that is required on the captured data 
(namely hannonic computation and on-line monitoring) is perfonned by the DAPMs, making it 
very simple to extend the capabilities ofthe system to monitor additional channels by adding extra 
DAPMs. This makes full use of the 801:~6 microcomputer on the DAPMs which is required for 
the complete Multibus II interface, but which only spends a small proportion of its time dealing 
with that interface. 
Any compensation for transducer d,aracteristics can be easily perfonned in the frequency 
domain by the DSPs. One of the planned additions to CHART is a data base of standard current 
transfonner and voltage transfonner characteristics. 
3 Averaging over 4 cycles is used to comply with New Zealand legislation (discussed in Section 2.2.3.3). Averaging 
is only one option -longer FIT record lengths can be used instead as illustrated in Figure 5.7. 
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5.2.2.2 The 486/133SE Computer 
As discussed in the introduction to this section. the CHART processing system software is arranged 
so that the 486/133SE single board computer acts as a central collection point for the data from 
all of the DAPMs after it has been passed through a suitable on-line monitoring algorithm on a 
DAPM. The 486/133SE card is a highly integrated Intel single board computer that incorporates an 
80486 micro-processor with internal cache RAM and coprocessor operating at 33 MHz. 16 Mb of 
dynamic RAM. a full Multibus II interface. a Small Computer Systems Interface (SCSI) protocol 
controller for interfacing to disks. a DMA controller. several serial Input/Output (I/O) controllers. 
and a Local Area Network (LAN) coprocessor for interfacing to Ethernet. This computer acts as 
a client in the client/server model discussed in Appendix 5A. receiving harmonic information and 
time domain data from DAPMs. It also acts as a disk server by storing and retrieving harmonic 
information and DSP executables. and a communication server. interfacing the processing system 
to workstations on Ethernet. 
The principle behind the operation of this board is that only data required 'down stream' for 
funher processing. or for storage or display by a workstation is obtained from a DAPM. Hence 
the Multibus II resources are not tied up handling unwanted data Each DAPM can be viewed as 
a data server. supplying the following data: 
• Time domain data from DAPM channel A 
• Frequency domain data from DAPM channel A 
• Time domain data from DAPM channel B 
• Frequency domain data from DAPM channel B 
Multiple DAPMs provide an array of data for the multiple channels. with each DAPM uniquely 
addressable over Multibus II. 
If a particular DAPMs data is requi red by some task operating on the 486/133SE computer 
(a communication task to a workstatior. for instance). a requesting task for that data is created 
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and attached to the socket representing the DAPM. It then requests the data, and when received 
from the DAPM (in the fonn of a standard packet using a solicited message transaction), stores 
it in a file on the hard disk connected to the 486/133SE SCSI port. This file is used as a means 
of communicating hannonic data from one task to another.4 Various methods were investigated, 
such as mailboxes and short circuit messages. Using a mass storage device to pass data between 
jobs in this fashion is seen as a 'last resort' in RMX systems. However in this application it was 
considered the most appropriate, as data is stored on the hard disk anyway, and it leads to very 
simple code. Additionally this completely decouples the data storage and retrieval jobs, enabling 
the storage task to be run as a background task, while the retrieval task can be run in foreground 
mode. This data flow between tasks is illustrated in Figure 5.8.5 Solicited message transactions 
over Multibus II are covered in Appendix 5A. 
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Figure 5.8 An example of multiple laSks operating on the 486/133SE computer. 
The 486/133SE computer runs the iRMX operating system which schedules the various 
tasks. It also handles bootloading of the DAPM software during the boot phase of the system 
operation [Miller et ai., 1990], and incorporates Multibus II central service functions that provide 
system level services to all of the DAPMs [Mahoney, 1990]. Appendix 5A covers iRMX and 
Multibus II concepts employed in the CHARI' project. 
4Data requested by the display system is retrieved from the hard disk by a communication server laSk. Because data 
is only stored once every lOs, the harmonic display can only be updated at this rate. A faster method of data transfer to 
the display system will be implemented once the Ethernet connection is completed. 
5 As explained in the Conclusion to this chapter, the TCPIIP software for the 486/133SE computer is unavailable at 
present, meaning that a complete Ethernet interface is not possible. Hence a temporary means of transfering data to 
display workstations using a spare serial port on the 486/133SE is used. 
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5.2.2.3 The Digital Services Module 
The Digital Services Module (DSM) is based on the same Multibus II interface as the DAPMs (an 
80186 microcontroller and message passing co-processor), and incorporates two units. These are 
the Real-Time Clock (RTC) and Sample Rate Multiplier (SRM). The real-time clock has a GPS 
satellite receiver interface to enable precise time stamping of data, as well as an interface to fault 
detection transducers for fault location on HYdc lines. The lITC is still under development as a 
masters project for HYdc fault location [Dewe et al., 1992]. 
(a) The Sample Rate Multiplier 
As discussed in Section 3.3.1, the CHART I SRM adjusts the analog to digital conversion 
sampling interval to maintain it at an 'exact' rh sub-multiple of the fundamental period. In 
effect it accommodates the small changes that may occur in the mains frequency which can cause 
spectral leakage from the FFf as discussed in Section 6.2.2. The SRM employed by CHART II 
is identical in concept to that used in CHART I, but is designed to maintain the sampling interval 
at an exact Id24 sub-multiple of the fundamental period. This is because CHART II over-samples 
voltage and current signals by a factor of 8 (as discussed in Section 6.3), resulting in 1024 samples 
per fundamental period. 
The SRM is essentially a digital frequency-locked-loop, which multiplies the input frequency 
by 1024. A simplified functional block diagram of the SRM is illustrated in Figure 5.9. The 
concept of the SRM is straight forward, although its implementation was teclmically difficult, as 
it involved high speed counters and precise timing of logic signals. 
The high speed counter illustrated in Figure 5.9 counts from an initial count set by the micro-
controller to its terminal count (OFFFFh), after which it immediately rolls over to the initial count 
and begins counting again. This continuous action produces the sampling signal, which is sent to 
the RDCMs, as well as being fed back to the micro-controller. The micro-controller also receives 
a logic signal corresponding to the zero crossings of the fundamental frequency. Using this signal 
it counts the number of sampling pulses that occur in the fundamental period, and adjusts the 
initial count to the counter to give 1024 samples per cycle. 
There are two issues associated with the SRM. These are the accuracy with which it can match 
the incoming fundamental period, which is a direct trade-off with the speed at which it can track 
the changing fundamental period as illustrated in Figure 5.10. The software operating on the 
micro-controller is designed to make the SRM a highly damped frequency locking device. The 
reason for doing this was to prevent the SRM from tracking very fast changes in fundamental 
frequency which may occur during trans.,ents on the power system, or which may originate from 
'jitter' on the fundamental period zero crossings, which can be caused by noise. The highly 
damped response was achieved by simply modifying the counters initial count by one for each 
fundamental period, instead of estimating how much to adjust the counter's initial count based on 
how far off the output sample count is from the nominal 1024 samples per cycle. 
The accuracy with which the SRM can match the incoming fundamental frequency is deter-
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Figure 5.9 A simplified functional block diagram of the sample rate multiplier. 
mined by the clock frequency. fdk. and is given by 
tl.f-::= 1024(50)2 Hz 
fdk 
(5.1 ) 
for a 50 Hz system. This is essentially the accumulation in error over 1024 samples caused by 
the initial count to the counter changing by 1. It is important to note that this is the accuracy of 
the sampling signal divided by 1024 (which is nominally 50 Hz). and not of the actual sampling 
signal which is 51.2 kHz. The derivation of Equation 5.1 is given in Appendix 5B. 
The speed at which the SRM can track the changing fundamental period is the amount by 
which the frequency can be changed per 50 Hz cycle multiplied by 50. The amount by which the 
frequency can be changed per 50 Hz cycle is the accuracy of the SRM given by Equation 5.1. The 
SRM tracking speed is therefore 
1024(50)3 
SSRM-::= f, Hz per second. 
elk 
(5.2) 
Figure 5.10 depicts the SRM accuracy and tracking speed for various clock frequencies. 
Although the New Zealand Electricity Corporation gives no code of practice for the rate of change 
of frequency during load shedding. it is generally accepted that the absolute maximum rate of 
change of frequency on the New Zealand system is 2.5 Hz per second. From Figure 5.10. for the 
SRM to meet this requirement. fdk must be below 50 MHz. To obtain maximum accuracy from 
the SRM, fdle must be as high as possible. CHART II uses a 50 MHz SRM clock which gives it 
an accuracy of approximately 0.05 Hz from Equation 5.1. From Section 6.2.2 it can be seen that 
this accuracy is sufficient to stop significant spectral leakage from the FFf. 
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(b) The Real-Time Clock 
The RrC is a precise clock synchronized once a second. via a GPS satellite receiver. to a very 
accurate global time maintained by the GPS satellite system [Livingstone. 1992]. The initial time 
of the RrC is set by the GPS receiver through a serial connection between them, while the one 
second timing pulse is a dedicated signal. 
Accurate time stamping of acquired data is achieved by latching the RrC time on the first 
sample pulse of each fundamental cycle. The first sample pulse is the SRM sample output 
frequency divided by 1024. It is used to synchronize each DAPM. so that after they receive a 
broadcast message instructing them to begin sampling. they all sample simultaneously, beginning 
from the first sample. 
Each DSP maintains a cycle number counter. driven by the incoming samples which are 
synchronized to the first sample. The DSM CPU also maintains a cycle number counter, started 
by the 'begin sampling' broadcast message to DAPMs. and driven by the first sample pulse. Each 
time this cycle number counter is updated, the RrC latched time is read and sent with the counter 
to the 486/133SE computer. This computer time-stamps the DAPM output data that it receives 
by matching the DAPM data's cycle number counter with the equivalent counter from the DSM 
and appending the corresponding RrC time to the DAPM data. The principle of time stamping is 
illustrated in Figure 5.11. 
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Figure 5.11 Precise time stamping of DAPM data. 
5.2 AN OVERVIEW OF CHART II S3 
5.2.3 CHART Control and Display Workstations 
The display of power system voltage and current wavefonns and ofhannonic data is accomplished 
with custom designed application windows running under Microsoft Windows 3.1 on 486 PC 
workstations running MSDOS 5.0. The various data types are displayed on windows which are 
selected using a mouse and icons. Windows can be moved about the screen and scaled to any 
desired size. Multiple windows can also be displayed. with data in each window updated every 
10 seconds.6 Various displays are possible. such as magnitude versus hannonic number. voltage 
(per unit) and current (amperes) versus time. and magnitude for particular hannonics versus time. 
Figure 5.12 shows a typical display from CHART. 
Figure 5.12 An hannonic display on the CHART user interface. 
Ethernet is used as the physical communication path between display workstations and the 
CHART parallel processing unit. The protocol TCPIIP is used as the software layer on Ethernet. 
providing the CHART unit with a suit,~ of standard applications such as FTP and TELNET. 
Actual hannonic data and time domain wavefonns that are to be displayed are sent from the 
parallel processing unit to display work~tations using TCPIIP sockets. Only one workstation in 
the network environment can modify CHART parameters - the control and display workstation. 
Telnet is used by this workstation to remotely log a user into the parallel processing unit (server). 
The user can then configure the CHART system for monitoring. This involves: naming channels. 
entering system parameters such as the nominal voltage. current and voltage transfonner ratios. 
and the system frequency (50 or 60 Hz). selecting the sampling source (fixed or synchronized to 
the fundamental). and selecting the melhod of harmonic analysis (essentially whether the FFf 
should be computed over 1. 2. 4. 8. or 16 cycles). An example of the main display tenninal on 
6 As explained in Section 5.3, a temporary st:rial connection to the display system is used which, because of its 
bandwidth limitations, effectively limits the disphy update rale. When the complete Ethernet connection to the display 
workstations is implemented, the update rate will be approximately once a second. 
S4 CHAPTER 5 THE CHART II HARMONIC MONITOR 
the control and display workstation is shown in figure 5.13. Display workstations essentially have 
read only access to chart data. Users at these workstations can view CHART data. but cannot 
modify CHART settings. 
Figure 5.13 The main display tenninal on the conlrOl and display workstation. 
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5.3 Conclusion 
A very advanced data acquisition and parallel processing system aimed specifically at continuous 
real-time power system signal monitoring has been described. The need for the system arose 
initially from the desire of Transpower N.Z. Ltd., who supported the project, to accurately monitor 
the presence of power system harmonics on the New Zealand national grid [Goodwin, 1986]. The 
system described in this chapter is the latest version to evolve from the research activities over 
the last 6 years of the Power Systems Group at the University of Canterbury into power harmonic 
measurement. It is significantly different from the earlier version introduced in Chapter 3 and 
provides a precision time referenced measurement capability which has hitherto not been possible. 
No other systems are known to the autllor which have the capability of continuous harmonic 
monitoring and analysis, with the ability to precisely time stamp data. 
The key features of the system which distinguish it from other data acquisition systems 
(usually PC based) or instruments which are capable of measuring harmonics are embodied in 
the system acronym CHART. Continuous measurement indicates that there is no break in the 
acquisition and processing of source data thus ensuring the integrity of the measured signals. 
Real-time capability provides the facility to observe the processed results as they occur. The on-
line analysis of the processed data effectively enables efficient monitoring, analysis and storage of 
power system harmonic infonnation - experience has shown that dealing with the large quantity 
of data collected in itself can be a major impediment to properly policing harmonic pollution. 
The multi-channel modular nature of tht! system means that it can be tailored to a wide range 
of power system monitoring configurations. Furthennore the Ethernet network facility enables 
it to be readily integrated into existing SCADA system controllers and to be accessed by any 
number of workstations. Another key feature of the system is the remote analog to digital data 
conversion at the transducer end with a dig ital fibre optic interface which minimizes noise and earth 
loop problems while ensuring maximum signal bandwidth, resolution and integrity. Finally the 
incorporation of a highly accurate widely accessible time reference by the use of the GPS satellite 
signals provides the system with the unique capability of being able to time stamp acquired data 
to within 1 microsecond. This last featLlre, by employing multiple independent systems, will 
provide simultaneous power measurements across a complete transmission power grid with a 
timing precision that has not been possible before. 
The design details described in this ,:;hapter identify the important technical considerations 
in providing the perfonnance and flexibil ity sought in such a monitoring system. The choice of 
bus architecture, bus bandwidth, true mUlti-processing capability and the real-time multitasking 
operating system are key elements in the design of a flexible and powerful parallel processor 
measurement system. The inherent flexibility of the system with its time stamping facility also 
enable the application to be extended to transient measurements which find ready application in, 
for example, HYdc fault location. The system has been tested in the laboratory environment and 
was used in the commissioning tests for the upgraded New Zealand inter island HYdc link in 
October and November. 1992. These test) are documented in Chapter 7. 
Owing to delays in the production of TCP/IP for iRMXIMultibus II systems, it has not been 
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possible to commission the Ethernet link between the PC workstations and the 486/133SE Multibus 
n computer. As a 'stop-gap' solution, a spare serial port on the 486/133SE has been used to mimic 
this link, with an obvious reduction in the rate of data exchange between the computers. 
The major part of the design details presented in this chapter have been gathered to fonn 
a paper presented at the 1992 IEEE Power Engineering Society Winter Power Meeting in New 
York. The paper was very well received at the meeting, and as a result of its presentation, has 
been published in the Transactions of the Power Engineering Society, indicating the international 
interest in such a monitoring system [Miller and Dewe, 1992c]. 
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Appendix SA Multibus II and iRMX 
With huge advances in silicon teclmology in the 1980·s.large systems were integrated into single 
board subsystems. An example of a single board subsystem is the 486/133SE single board 
computer used in the CHART project. This consists of a 33MHz 80486 CPU. a math coprocessor, 
16MByte of RAM. serial ports. a paralld port. a SCSI interface. a Multibus II central services 
module, a full Multibus II interface. and an Ethernet connection. all on a single printed circuit 
board that fills only one slot in a 19 inch rack. Previously, in the CHART I system, five cards 
would have been required to perfonn all of the functions perfonned by the 486/133SE computer. 
This level of integration has had a large impact upon systems architecture. with multiples of these 
subsystems being used to build systems with tremendous capabilities. As a consequence the 
backplane bus has had to take on the additional role of a subsystem-to-subsystem communication 
channel. This type of system can be viewed as a Local Area Network (LAN) where a solution 
is functionally partitioned - separate subsystems are used to solve different facets of an overall 
problem. 
The CHART II parallel processing system discussed in Section 5.2.2. and illustrated in Fig-
ure 5.14. is an example of this. Each of the cards in the system are independent from the others, 
and have been optimized for their individual tasks in isolation with respect to other cards in the 
system. The DAPM subsystems. for instance. are essentially single printed circuit board. single 
slot. processor cards consisting of dual ·;;hannel serial digital fibre optical interfaces to remote 
ADCs for data acquisition. dual digital signal processors for processing the acquired data. an 
80186 microcomputer for monitoring the processed data and for an intelligent interface to Multi-
bus II. a serial port. and a full Multibus II interface. The DAPMs comprise specially configured 
hardware and software tuned for the task of analysis of power system voltage and current signals. 
The system is scalable to larger systems by simply adding more DAPMs - as the processing 
needs grow (as the number of channels increase) more real-time application boards can be easily 
added to increase the systems potential. Moreover. each of the subsystems in this system are 
individually upgradeable. allowing new teclmology to be applied at various points in the system 
without a major overhaul of the complete system. The subsystems are also independent. capable 
of completing their assigned tasks in isolation and need not be connected to the backplane LAN 
to function. They are connected to the LAN to enable the sharing of data. 
The software model for this functionally partitioned solution is 'protocol based' with 'data 
movement'. In this type of model the computer population is split into server systems and 
consumer systems. A server system provides facilities and resources to the network such as 
file systems. or access to a communications hierarchy. A consumer system does work using the 
facilities provided by the network servers. In the CHART system. the DAPM subsystems are 
treated as compute and data servers. and Ihe 486/133SE subsystem as a consumer system. as well 
as a file and communication server. The 486/133SE consumer makes defined requests for data to 
the DAPMs that they respond to. as illustrated in Figure 5.15. 
In the loosely coupled architecture d,!fined by Multibus II. communication is via an address 
space called message space - boards do not share code or data memory space. Consequently data 
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Figure 5.15 illustration of a request response transaction in a client server system. 
transfers are not processor or operating system dependent and communication among a variety 
of processors and operating systems can be supported in a single system chasis. In the case 
of CHAKf. the 486/133SE computer runs Intel's RMX real-time operating system because it 
must respond in real-time to the DAPMs and to remote users, while the DAPMs run a streamlined 
operating system written by the author, which adheres to the Multibus II message passing protocol. 
This appendix gives an overview of the Multibus II Systems Architecture (MSA) which is 
used as the bus architecture in the CHAKf system, and discusses some aspects of Multibus II and 
iRMX relevant to the CHAKf project. 
(1) Multibus IT Systerm Architecture 
The networked-subsystems structure described above has been used by Intel to define the Multibus 
II systems architecture. MSA includes hardware, finnware, and software, with its base being 
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a disciplined backplane bus on which layers are built. The Multibus II bus specification is 
standardized as !EEE/ANSI 1296. It is a parity protected 32 bit synchronous bus design using a 
IOMHz system clock that can reliably drive a 21 slot TTL backplane. 
The predecessor of Multibus II, Multibus I, used hardwired interrupt lines, which were in-
adequate for standardized inter-subsystem communications. Multibus II introduced a hardware-
recognized data type, called a packet, which is !.he fundamental unit of infonnation interchange 
between intelligent bus interface devices, enabling packet based signaling instead of electrical 
interrupt signals hardwired on the bus. 
The Multibus II bus standard define~, four address spaces within its physical layer. Two of 
!.hese are typical of tradi tional back plane bus functions - off board memory and YO accesses. Two 
additional address spaces realize the new requirement of a subsystem communication channel -
interconnect space (for system initialization) and message space (for the run time envirorunent). 
MSA is designed to reduce the amount of work required to bring a system solution to market. 
All of the fundamental architecture work for initializing, diagnosing, booting and operating a 
multiple hetergeneous microprocessor sy~tem has been standardized and is available. Ideally this 
allows users to focus on the application ra!.her than low-level implementation details. 
During the system initialization phase of an MSA system, individual subsystems that may 
contain different architecture microprocessors and will probably be running different software are 
brought into an operational state. MSA details individual board tests, subsystem communications 
testing, system level diagnostics and a comprehensive boot protocol. 
Figure 5.16 shows the stages !.hat two typical subsystems pass through during initialization. 
Subsystem A has a local peripheral (SCSI) from which it boots, while subsystem B has no locally 
attached device and boots dependently via subsystem A. 
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Figure 5.16 The MSA initialization and run time phases. 
In !.he run time environment, software layers built on !.he MPC hardware device handle 
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connections between nodes in the system and data buffer fragmentation on transmission and 
reception of messages. These software layers have been implemented on different operating 
systems (UNIX and iRMX for instance), allowing subsystems to run these and support Multibus 
II at the same time. As mentioned previously, a special operating system has been written for the 
DAPMs designed for the CHARI' project, and this operating system implements in full the MSA 
run time software layers. 
(2) Multibus II Message Passing Concepts 
The fundamental unit of information interchange between Multibus II computers is the hardware 
recognized data type called the packet. A packet consists of 32 bytes of data, 8 of which are the 
header (giving packet type, source address, and destination address), with the remaining 24 bytes 
used for data. The exchange of a packet from one Multibus II computer (an agent) to another 
is referred to as an unsolicited message. Transfers of large amounts of data between agents are 
referred to as solicited messages, because the transfer is solicited by smaller unsolicited messages. 
Solicited message transfers in the CHARI' system follow the client server model, where an RSVP 
request from the client to the server for data is made by an unsolicited message. In the example 
given by CHARI', the 486/133SE requests data from DAPMs. On receipt of a request, if a DAPM 
has data. it requests a buffer from the 486/133SE (using a buffer request unsolicited message) and 
waits for a return buffer grant unsolicited message. This message automatically begins a transfer 
of data between the two agents, which usually uses DMA devices on each agent. 
Messages are addressed by a socket, which is a combination of an agents slot number and a 
port on the agent. CHARI' utilizes this addressing scheme to produce an array of unique addresses 
over Multibus II for each DAPM. The operating system running on each DAPM is identical. as is 
the DAPM hardware. The port addresses on each DAPM for certain functions, such as executable 
down loading or harmonic data collection. are also the same. but when combined with the slot 
number to form a socket address. they become unique addresses. Hence the 486/133SE computer 
can uniquely address any DAPM port in the system. A broadcast message can be sent to a pan 
on all DAPMs simultaneously, as opposed to an ordinary unsolicited message that is addressed to 
a port at a cenain slot. 
(3) Multibus II Interconnect Space 
The Multibus II interconnect space arose out of a need to reduce the complexity of advanced 
computer boards. This was achieved by replacing jumper options to select such things as interrupt 
routing, memory mapping, EPROM size. and the use of other installed components with firmware 
configurations options. Interconnect address space is defined in the Multibus II IEEE 1296 
specification. It solves three major problems: board identification, configuration, and diagnostics. 
Interconnect space is almost always implemented on a Multibus II computer using the Intel 8751 
microcontrollerin conjunction with the MPC device. In essence it consists of a set of 512 registers 
used for board identification, configuration, and diagnostics, that can be accessed by any other 
computer on the Multi bus II backplane. 
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The board identification registers are read-only locations containing board infonnation such as 
type, manufacturer, components installed, and other board specific functions. The configuration 
registers are read/write registers which alLow the system software to set and change the configura-
tion of many on-board hardware options. This enables hard-wired jumper options to be eliminated 
in favour of software control. The diagnostic registers are used for the starting. stopping. and 
status reporting of self contained diagnostic routines supplied with each computer (commonly 
known as Built In Self Tests (BISTs). 
The CHARI' II instrument uses interconnect space to identify DAPMs during the initialization 
of the system. This is perfonned by the centralized 486/133SE scanning the backplane using the 
board identification registers of interconnl~ct space and geographical I y locating DAPMs within the 
backplane using 'cardslot' numbering. From this the operating system running on the 486/133SE 
computer generates a map of where DAPMs are located. which is used as a base address list for 
message passing. This has the tremendous advantage of allowing new DAPMs to be added to 
the system without the need to reconfigure system software - an extra DAPM is automatically 
recognized during system initialization, and is configured into the operating system running on 
the 486/133SE. All computers in the syst(:m carry their own initialization and diagnostic functions 
on-board in finnware, which achieves cardslot independence. 
(4) Intel's Real-Time Multitasking Operating System - iRMX386 
The iRMX386 operating system is desi,gned for use with Intel's single board computers built 
around the 386 and 486 microprocessors. It offers a broad range of functions including: 
• Monitoring and controlling unrelat!d events occuring outside the SBC. 
• Communication with a wide variety of 110 and mass storage devices. 
• Message passing and interconnect :>pace support for Multibus II. 
• A base on which to run a number 0 f languages and other software tools. 
In the CHART II system, the 486/133SE computer runs the iRMX386 operating system. The 
real-time response and multitasking ability of the operating system is utilized to collect data from 
DAPMs and to send data to display workstations. One task per DAPM is created (from the table 
of DAPMs identified during initialization using interconnect space) which collects data using the 
client server model discussed previously, and stores it to a mass storage device. Data is also passed 
to a task that sends data to display workslations. The iRMX operating system allocates CPU time 
by a preemptive priority-based scheduler. In this system, any time that a task has a higher priority 
than the currently running task, a task swi tch is made and the higher priority task begins to run. A 
variation on time-sliced scheduling called round-robin scheduling can be used by iRMX to cause 
tasks of equal priority to take turns at running. 
Access to Multibus II transport protocol by iRMX is provided by ports. Ports are access points 
to the bus through which messages can b! sent or received. Buffer Pools can be attached to ports 
to facilitate buffering of data received a'~ a port. A buffer pool is esentially a pool of memory 
62 CHAPTER 5 THE CHART II HARMON!C MONITOR 
allocated during task setup for receiving messages. Having this pool of already allocated memory 
available cuts down on system overhead because creating and deleting segments of memory is 
slow. A short circuit message is an exchange between ports on the same processor card using 
Multibus II message passing, and can be used for intertask communication. The MPC device is 
bypassed in this case. 
Mailboxes are used for intertask communication. One task can send a token for data to an 
already created mailbox, while another task can request the token from the mail box. IT the token 
isn't at the mailbox, the requesting task can wait indefinitely, for a certain length of time, or not 
wait at all. 
Software for the DAPMs7 and the DSM is developed on the 486/133SE computer under 
iRMX386 using supplied software development tools and the hard disk drive. All 486/133SE 
software is also developed on the 486/133SE under iRMX386. 
Appendix 5B Sample Rate Multiplier Accuracy 
This appendix gives the derivation of SRM accuracy given by Equation 5.1 of Section 5.2.2.3(a). 
Accuracy is based on how finely the spacing of the output samples can be adjusted to match one 
fundamental period by changing the SRM counters initial count by one. It is assumed that the 
fundamental frequency changes slowly enough to allow the SRM to track it. 
The change in equivalent fundamental frequency at the SRM output caused by the initial count 
on the SRM counter changing by 1 is given by 
tJ.I = I! - h 
lelk 
= ----:--:-----
1024count! 
lelk 1 
= 1024 (count! 
lelk 
1024count2 
1 
--)Hz. 
count2 
(5.3) 
Where countn = OFFFFh - (the counters initial count), and lelk is the SRM clock frequency. 
Now count! - count2 = 1, and count! ~count2. Therefore 
lelk 1 tJ./~ 1024( 2) Hz, 
count! 
(5.4) 
and since count! = SOH~X\024 when there are exactly 1024 samples per cycle, 
AI"""' 1024(50)2 H 
L.l. - J. Z. 
elk 
(5.5) 
Which is the approximate SRM accuracy. 
'This is the 80186 software deve!opmenton!y. DSP software is developed on a PC. 
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Appendix 5C CHART System Components 
This appendix shows a number of photographs of components in the CHART system. 
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Figure 5.17 Remole Data Convers Ion Modules (RDCMs) in the Benmore 220kV switch yard. 
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Figure S.20 Data Acquisition and Processing Module (DAPM). 
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Figure 5.21 Mllltibus II 486/133SE computer 
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Chapter 6 
DIGITAL SIGNAL PRC)CESSING TECHNIQUES 
USED IN HARMONIC ANALYSIS 
6.1 Introduction 
Digital signal processors are used extensively in CHART II to implement the processing algorithms 
required to filter and transfonn time domain signals to hannonic levels. This chapter establishes 
concepts important to digital hannonic analysis, and describes the digital signal processing tech-
niques used in the CHART project to compute voltage and cum:nt hannonic levels. 
The DFf is used by CHART to find spectral infonnation about voltage and cum:nt signals. 
This is computed by DSPs using an FFf algoriLhm, which requires the continuous time varying 
voltage and cum:nt signals to be represented by a set of digital samples of discrete magnitudes, 
taken at discrete instants in time. This sampling process can cause aliasing in the sampled signal, 
and quantization to discrete levels introdt:ices a quantization noise. Aliasing and quantization are 
introduced in the first section where it is shown how to avoid noticeable aliasing. This section 
also introduces sampling concepts important to later sections. 
Analysis of a signal using an FFf al~,o requires a finite set of samples. This means that the 
signal being sampled must be truncated, which may distort the spectrum produced by the FFf, 
essentially causing the interference of o[,e hannonic with another (known as spectral leakage). 
The extent of this interference is discussed and it is shown how CHART minimizes it by sampling 
coherently with the periodic fundamental frequency. The finite set of samples taken by CHART 
for FFf analysis com:sponds to exactly cne cycle of the fundamental. FFf analysis is therefore 
perfonned on a cycle-by-cycle basis, producing a set of hannonics for each cycle. In order to 
reduce interference from non-hannonic signals that may be present in an acquired signal, as well 
as reducing the data rate for the FFf, consecutive cycles of a Voltage or cum:nt wavefonn can be 
averaged to one. The principle of averaging is discussed and it is shown how it can be used to 
reduce processing requirements while preserving the FFf bandwidth for hannonic analysis. 
After establishing the principles of anti-aliasing filtering, sampling for the FFf, and averaging, 
this chapter goes on LO describe a multi rate DSP technique for detennining voltage and cum:nt 
hannonics using the CHART II instrument. The technique utilizes a polyphase decimation finite 
impulse response (FIR) filter as an anti-aliasing filter. followed by a real valued FFf algorithm to 
find hannonic levels (both magnitude and phase). The design of the FIR filter is discussed, covering 
both the coefficient detennination and its structural manipulation for computational efficiency. The 
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use of a digital anti-aliasing filter simplifies the analog anti-aliasing filter preceding the AOC. This 
is important in the CHARI" II instrument, as the data acquisition modules are located at remote 
sites, and must have a low power consumption as well as being physically small. 
Finally the implementation of the 128-point FFf is discussed and the data flow through the 
system and scheduling of the FIR filter and FFf tasks on the OSPs is summarized. The results 
of timing tests on these algorithms are presented, and it is shown that the CHARI" instrument can 
execute them together in real-time. 
6.2 Data Acquisition 
The approach adopted in the determination of voltage and current hannonic levels using the 
CHARI" instrument is one of digital signal processing. In this approach the Off 
N-l 
n " -i}a'n/c H(NT)= ~h(kT)e , forn=O,I,···,N-l 
k=O 
(6.1 ) 
is applied over an integer number of fundamental cycles using an FFf algorithm, where N is 
the number of samples taken and T is the interval between samples. This is an approximation to 
the continuous Fourier transform, transforming the samples of the repetitive signal h( kT) to the 
frequency domain, H ( NT ). 
The application of the Off requires that voltage and current waveforms be represented by 
a set of digital samples of discrete magnitudes, taken at discrete instants in time. The sampling 
process is accomplished by multiplying the voltage or current waveform, represented by h(t) in 
figure 6.1(a), by the sampling function oo( t), illustrated in figure 6.1(b). This results in a signal 
00 
h(t) = L h(kT)o(t - kT) (6.2) 
k=-oo 
which is a set of uniformly spaced samples, T seconds apart, illustrated in figure 6.1(c). The 
sampling period is defined as T and the sampling rate as 
1 
Is = T· (6.3) 
For a unique correspondence between the continuous function h(t) and its samples h(t), 
the sampling period T must be chosen to satisfy the requirements of the Nyquist sampling 
theorem [Linden, 1959] which essentially states that the signal h(t) must be band-limited to la 
and that 
Is > 21a. (6.4) 
This is illustrated in figure 6.l(c) which depicts the Fourier transform of the sampled signal. 
If this condition is not met, the spectrum centred at Is will overlap with that at 0, distorting the 
sampled signal- an effect known as aliasing. 
In practice it is impossible to completely band-limit a signal, a problem circumvented by low 
pass filtering the signal before sampling, and sampling at such a rate that aliasing is negligible. 
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The level below which aliasing is negligible is the signal noise floor. determined predominantly 
by quantization noise, discussed in the following section. 
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IH(fJI= 1H(fJ*IlJj)1 
Figure Ii.) Sampling of a signal. 
6.2.1 Signal Quantization 
The sampled signal must be quantized to a number of discrete magnitudes for it to be represented 
by a finite word length machine. Quantization is usually performed during analog to digital 
conversion. and creates a quantization noise voltage. The approximate theoretical RMS signal to 
quantization noise ratio of an N-bit ADC for a full scale sinewave input is given by [Bennett. 1948] 
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S N R( dB) = 6.02N + 1.76. (6.5) 
This provides a noise level below which aliasing is negligible, as the aliased signal will not be 
resolved by the convertor, giving an indication of the filter response required to avoid noticeable 
aliasing. 
This filter response is depicted in figure 6.2, with the aliased response shown dotted about Is. 
The filter has a roll-off from the cut-off frequency Ie to la which is sufficiently steep to ensure 
an attenuation of A dB at la when Is = 2/a. This assumes that the signal being sampled may 
contain frequency components of full power beyond the cut-off frequency. Such a stringent filter 
may not be required for real signals. 
Attenuation (dB) 
Ol------~ 
o fe 
I 
I 
fa = fs/2 
I 
I 
I .-----------
fs{e fs 
Figure 6.2 Anti-aliasing filter response. 
f 
It is an approximation to apply equation 6.5 to the signals measured on a power system which 
may be distorted from an ideal sinewave. It does however give a pessimistic indication of the 
attenuation required to avoid aliasing and this equation has been used in this application. 
6.2.2 Sampling for the FFT 
The sam pled signal h( t) of equation 6.2 must be truncated to a finite num ber of sam pies for machine 
computation. This is achieved by multiplying the sampled signal illustrated in Figure 6.3(a) by 
the rectangular truncation function of Figure 6.3(b) to yield the finite sequence of N samples 
illustrated in Figure 6.3(c). A sinewave is used to illustrate this process in both the time and 
frequency domains. 
The Fourier transform of the rectangular truncation function is the sinl/ I function, also 
illustrated in figure 6.3(b). The Fourier transform of the sampled truncated signal of figure 6.3(c) 
is obtained by convolving the sampled signal's Fourier transform with the sin I / I function of 
figure 6.3(b). If the periodic signal h( t) is represented by a Fourier series expansion and is band 
limited to N harmonics, the sampled truncated signal's Fourier transform becomes 
H'(/) = T. f ~ sin( 1I"To[J - nloD 
o s L.." an rp [I t J ' 
n=O 11" 10 - nJ()' 
(6.6) 
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where an are the complex coefficients of the Fourier series. and 10 is the fundamental frequency 
of the periodic signal h(t). The derivation of this is given in Appendix 6A. Figure 6.4(a) 
depicts H'(J). which is essentially the summation of sinl / I functions centred on each hannonic 
frequency. The width of the sinl/ I functions is dependent on the truncation interval width of 
Figure 6.3(b). If the truncation interval is equal to an integer multiple of the period of h(t) (that is 
To = n/ 10, where n is an integer) the sin]! I function centred on each harmonic will be maximum 
at the harmonic frequency and zero at all adjacent harmonics. 
When the truncation interval is not e:qual to an integer multiple of the fundamental period 
(To/o # n, where n is an integer). then tl"le sinl/ I function at each harmonic will interfere with 
adjacent harmonics - an effect known as spectral leakage [Brigham. 1974]. The interference of 
an harmonic adjacent to another is given by 
A(dB) = 20loglOi sin(;'~/o) I, 
7r 0 0 
(6.7) 
where 10 is the fundamental frequency ard To is the truncation interval length. The derivation of 
this equation is given in Appendix 6B. 
If a voltage or current signal is sampled at a constant frequency la such that the truncation 
interval corresponds to exactly one period of the 50 Hz or 60 Hz fundamental frequency. no 
interference from adjacent harmonics will occur. However. fluctuations in the fundamental 
frequency will effectively change the truncation interval. causing spectral leakage. The attenuation 
of adjacent harmonics is shown in Figure: 6.4(b) for a nominal 50Hz fundamental. New Zealand 
legislation requires that this attenuation be greater than 40 dB [NZEO. 1983]. It also states 
that hannonic voltage and current measurements shall be made when the system frequency is 
within 0.5 percent above or below the st;mdard of 50 Hz. Evaluating the attenuation for the two 
limits of 49.75 Hz and 50.25 Hz gives 46 dB attenuation at each limit. Hence it is feasible to 
sample at a constant frequency for harmonic monitoring to comply with New Zealand legislation. 
Nevertheless. the CHART harmonic monitor is equipped with a device that produces a sampling 
signal of frequency Is that is locked to the fundamental frequency 10 such that 10To is very close 
to unity. enabling CHART to monitor harmonics when the system frequency is well outside the 
limits set by New Zealand legislation. This means that it will comply with other legislation or 
standards that set fundamental frequency limits beyond those given in New Zealand legislation. 
Because spectral leakage is reduced by s:unpling coherently with the fundamental. windowing of 
the time domain data prior to FFf computation is not necessary. The sampling device is known 
as the sample rate multiplier and is discussed in section 5.2.2.3. 
The FFf algorithm [Brigham. 1974] is used to efficiently compute the Off of voltage and 
current signals. and as discussed previously. the transform is computed over exactly one cycle 
of the fundamental. In this way. the system works on a cycle-by-cycle basis. treating each cycle 
separately. and producing hannonic resul':S for each cycle. l Harmonics up to the 50th are required. 
and in order to realize this. as well as to satisfy the sampling theorem. the sampling frequency 
must satisfy the relation 
I A number of cycles may be averaged to produce one averaged cycle over which the FFf may be applied. Averaging 
is discussed in Section 6.4. 
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I, > 2 x 50/0, (6.8) 
where /0 is the fundamental frequency. This corresponds to exactly 100 samples per cycle. The 
fFf algorithm requires a record length of N = 2'/' samples. where 'Y is an integer [Brigham. 1974]. 
The lowest value of N satisfying equation 6.8 is 128. meaning that 128 point fFfs are required to 
resolve up to the 50th hannonic. giving a required sampling frequency of 128/0 and 128 samples 
per cycle of the fundamental. 
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Figure 6.3 Truncation of a periodic signal and the resultant Fourier transfonn. 
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Figure 6.4 (a) The spectrum resulting from the rectangular windowing of a sampled signal. (b) The attenuation 
of an harmonic at an adjacent harmonic when the rectangular window is exactly equal 10 the period of the nominal 
50 Hz system frequency, but with the system frequency changing around the nominal 50 Hz. 
8S 
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6.3 Anti-Aliasing Filtering 
Sampling at a frequency of 128/0 - which is equivalent to 2.56150, where 150 is the frequency 
of the 50th harmonic - leaves a band between 150 and 18/2 of unwanted harmonics in the FFf 
results, iIlustrated in figure 6.5(a). Because these results are not required, it does not matter if 
they are distorted by an anti-aliasing filter and by aliasing. Hence this band is used to implement 
an anti-aliasing filter with a roll-off from Ie = Iso sufficiently steep to give 98dB attenuation at 
18 - Ie, illustrated in figure 6.5(b). Aliasing will occur in this band, but because harmonic analysis 
is perfonned outside of it, it is of no consequence. The ADCs employed by CHARf are 16 bit 
convertors, giving a theoretical RMS signal to quantization noise ratio of 98dB using equation 6.5. 
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Figure 6.5 (a) Spectrum showing the band of unwanted hannonics resolved by the FFf. (b) The anti.aliasing 
filter response implemented inside this band. 
The anti·aliasing filter required for the steep roll-off depicted in figure 6.5(b) can be realized 
by an analog filter, but is not practical in the CHART system which has been designed to have 
physically small stand-alone low power data conversion modules (discussed in section 5.2.1). The 
reasons for this are listed below: 
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• A passive analog filter requires much bulky circuitry and can be very sensitive to component 
variation. 
• If built from active components its power consumption will be too high. 
• Switched capacitor filters also consume too much power, and cause significant harmonic 
distonion. 
• Considerable phase and magnitude: distonion will occur in the vicinity of the cut-off fre-
quency, distorting imponant harmonic information. 
• Ideally the group delay of the anti·aliasing filter should be constant, so that all harmonics 
are delayed by the same amount. 
The CHART instrument realizes this filter specification by using a digital FIR filter, imple-
mented by each of its front-end DSPs. The analog voltage and current signals are sampled at 
a higher frequency than that required to give 128 samples per cycle. This reduces the required 
roll-off slope of the anti-aliasing filter preceding the ADC (illustrated in figure 6.6(b», making its 
design much simpler. It can also improve the effective SNR of the sampled signal if the signal 
bandwidth is held constant [Crochiere and Rabiner, 1983]. This is known as Dversampling, and is 
illustrated in figure 6.6(a), with the required anti-aliasing filter response preceding the convenor 
shown in figure 6.6(b). The CHART instrument employs an oversampling rate of M = 8, resulting 
in a sampling frequency of 1024/0. This enables a simple 5 pole Butterwonh filter to be used as 
the front end anti-aliasing filter. A 5 pole Butterwonh filter was used as it has a tolerably good 
amplitude response and a near constant group delay in the pass-band [Zverev, 1967]. Due to its 
high attenuation around the the cut-off frequency, it was designed to have a cut-off slightly above 
the 50th harmonic, minimizing distonior, to hannonics around the filter cut-off. An oversampling 
rate of 8 was settled on as a compromise between the analog filter being very simple (achieved 
with M large), and leaving a sufficient amount oftime available for FFf computation by the DSPs 
(achieved with M small). 
FIR filters have a number of features suited to this application. These are: 
1. Linear phase. 
2. Easy design and implementation. 
3. They are always stable. 
6.3.1 Anti-Aliasing Fffi Filter Design 
As discussed previously, the sampled s:gnal h(t) must be re-sampled at a lower rate for FFf 
computation. Because it may contain frequency components beyond the now lower Nyquist limit 
when re-sampling (or down convening), it must be band-limited by an anti-aliasing filter. TIlls is 
performed on the digital samples using a FIR filter. The implementation of AR filters using DSPs 
is well documented [Chassaing and Horning, 1990], and the TMS320C26 DSP has an architecture 
and instruction set that can implement the convolution equation 
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filter response of an anti·aliasing filter preceding an oversampling AOC. Details for 50 Hz and 60 Hz power 
systems are shown below for an oversampling factor of }.If = 8. 
N-\ 
y(n) = L h(k)x(n - k) (6.9) 
k=O 
very efficiently [TI, 1986]. This is the direct-form structure of the N tap time-invariant FIR filter 
depicted in figure 6.7. 
The frequency response of the filter required for anti-aliasing is depicted in figure 6.5(b). The 
filter coefficients, h( k), were found from this response by essentially taking its inverse Fourier 
transform and modifying the resulting truncated impulse response by a Hamming window to 
reduce the Gibbs phenomenon [Crochiere and Rabiner, 1983]. The coefficients were then rounded 
for use in the 16 bit fixed point nsp [Chassaing and Horning, 1990]. The filter length was 
determined by two main factors, namely: the amount of processing time available on the DSP (the 
longer the filter the more processing is required), and how true the actual response is to be to the 
ideal response (the longer the filter, the better the response). The filter used in the CHARI' system 
has N = 128 taps, which is a good compromise between processing overhead and good response 
characteristics. Figure 6.8(a) shows the actual frequency magnitude response of the anti-aliasing 
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The frequency resolution of the FFf is given by the reciprocal of the time span that it is taken over 
(the record length), 
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1 
t!:,.j = To' (6.10) 
Hence to resolve hannonic values, separated by 50 Hz or 60 Hz, the record length must by one 
period of the fundamental frequency (20 mS or 16.7 mS). An FFf output bin is not however 
an impulse function centered on a particular hannonic. Instead it has a non zero response to 
frequencies between hannonics, as depicted in Figure 6.9. This means that signals present in 
the signal to be transformed that are not hannonics will contribute to particular hannonic outputs 
from the FFf, making them erroneous. The severity of this problem can be reduced by taking the 
FFf over longer time spans, thereby resolving inter-hannonic frequencies which would otherwise 
contribute to hannonic outputs. This does however require more processing of the data, as 
outlined in Table 6.1. In hannonic analysis this is seen as a disadvantage because only hannonics 
are required - as opposed to a spectrum analyzer which is required to have a very good resolution. 
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Figure 6.9 The response at the 50 Hz output bin of the FFf to a sine wave of higher frequency when sampling 
synchronously with 50 Hz over one cycle (averaging is over 5 cycles. with one resultant cycle). 
It is possible to achieve the same effect of taking the FFf over several periods by averaging 
several periods to one and computing the FFf of that, provided that sampling is synchronous with 
the fundamental, as discussed in section 6.2.2. This preserves the bandwidth of the FFf with 
only a small processing overhead. The effect of averaging on the FFf response at 50Hz is also 
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FFT record length TIme span Frequency Number of instructions 
(N) samples (To) resolution per second required to 
(/5./ = to) compute the FFT (1~ N ITo) 
128 1 cycle = 20 mS 50Hz 117,000 
256 2 cycles = 40 mS 25Hz 204,800 
512 4 cycles = 80 mS 12.5 Hz 364,100 
1024 8 cycles = 160mS 6.25 Hz 655,400 
2048 16 cycles = 320mS 3.125 Hz 1.191,600 
Table 6.1 Computation required for various length FFI's for a 50 Hz fundamental frequency 
illustrated in Figure 6.9. and a derivation showing the effect of averaging 5 cycles to one and 
taking the DFT is given in Appendix 6C. 
It must be noted that if sub-harmoni.cs are required. averaging is not suitable. Instead the 
FFT must be taken over multiple cycles to produce the sub-multiples of the 50 Hz or 60 Hz 
fundamentals. 
6.5 Implementation Details 
6.5.1 The Anti-Aliasing FIR Filtel' 
For a 50 Hz fundamental frequency anel an oversampling rate of M = 8, the ADC sampling 
rate is 51.2 kHz2. To compute one output from the FIR filter of equation 6.9 requires N mul-
tiplyand accumulate instructions. leading to 51.2 x 128 = 6.5 Million Instructions Per Second 
(MIPS) to implement the 128 tap filter. The TMS320C26 DSP is capable of a maximum of 10 
MIPS [TI. 1986]. and given that the 6.5 MIPS estimated to implement the 128 tap filter does 
not include any overhead, it is likely that the processor will not be able to complete an FFT in 
real-time after collecting 128 outputs from the filter. It must however be noted that the FIR filter is 
followed by an 8-to-1 decimator, meaning that the filter output need only be computed every 8th 
sample, theoretically reducing the MIPS required by the filter by a factor of 8 to less than 1 MIPS. 
Unfortunately this benefit is negated by the fact that the instruction set of the TMS320C26 DSP 
is arranged so that a multiply, accumulate. and shift is computed in one instruction, and although 
only every 8th sample requires a multiply and accumulate. all samples must be shifted in the filter 
shift register each time a new sample arrives - which happens at the higher sample rate. 
Clearly a different approach is required to implement the filter efficiently. This approach 
involves breaking the filter up into a polyphase network, consisting of M smaller filters which 
contribute to the filter output for different time slots. The steps involved in forming a polyphase 
2The required sampling rate for hannonic an[Llysis up 10 the 50th hannonic is 2.56/so = 6.4 kHz from section 6.3. 
Multiplying this by 8 gives 51.2kHz. 
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network from a direct-fonn filter are illustrated diagrammatically in Figure 6.10 and are explained 
below. 
Figure 6.10 Direct fonn structure for a FIR digital filler arranged into columns so that when decimating by a 
factor of 8, each sample effectively moves down one row. 
The direct-Conn structure oC the time invariant AR filter oC Equation 6.9 is represented by 
Figure 6.10. This representation is used for simplicity in showing the transfonnation from the 
single phase filter to the poly-phase network. It has been established that the filter output. y( n). 
need only be computed once for every M inputs. x( n). for an M : 1 decimation. In the FIR filter 
implemented for the CHART project. an over sampling rate of M = 8 is employed. To produce 
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one output sample from Figure 6.10, 8 input samples are shifted into the filter shift register to 
occupy positions ° to 7. After this an output is computed, and a further 8 samples are shifted in. 
The previous 8 samples are shifted to positions 8 to 15 and another output is computed. Shifting 
8 inputs at a time in this manner can be avoided by fonning the filter into the columns shown 
in Figure 6.10. From this it can be seen that position 0, for instance, need not be shifted all the 
way along the register to position 8, but can instead be shifted directly down to position 8. From 
this the filter can be transfonned from a ~.ingle N tap filter to M it tap filters, where the output 
of only one filter need be computed for each input sample. This filter fonn is referred to as the 
commutator model. illustrated in figure 6.11 [Crochiere and Rabiner, 1983J. 
L x(m). sample rate Is 
\~-
• 
x3(n) x4(1l) 
p4(n) 
Y(Il) 
Isl8 
Figure 6.11 The commutator model for an 8-to·l polyphase decimator. Each of the polyphase filters is a 
decimated version of the full filter impulse response h( k). 
The coefficients of the M -to-l polyphase decimator are 
Pp(n) = h(nM + p), (6.11) 
for p = 0,1,2, ,." M - 1, and all n. where p denotes the pth polyphase filter. The commutator 
effectively takes M input samples of the signal x(m) and distributes them to the polyphase 
branches in the reverse sequence p = 7,6,5, , .. ,0. When each of the polyphase filters has 
received a new input, the polyphase filters are computed and their outputs summed to give a single 
output sample y( n). This means that for each input sample (at a rate of !$)' only a 128/8 = 16 
tap filter needs to be computed. leading to 51.2 x 16 = 0.8 MIPS. which is significantly lower 
than the 6.5 MIPS required to implement the full filter. There is however a slight overhead in the 
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implementation of the polyphase filter. although the OSP is quite capable of completing the FFT 
in the remaining time. 
6.5.2 The FFT 
As has already been discussed. the voltage and current signals are sampled coherently with the 
fundamental frequency. providing a finite set of samples in a form ready for analysis of spectral 
content by the Off. using an FFT algorithm. They are also filtered sufficiently to ensure that 
aliasing will not distort spectral information, and decimated to a rate high enough to resolve up 
to the 50th harmonic. but not so high that unnecessary computation is performed in taking the 
FFT. The task of finding voltage and current harmonic levels is consequently a straight forward 
implementation of the FFf on the DSPs. 
The most critical aspect is to ensure the integrity of the data as it flows through the system in 
real-time at multiple rates (illustrated in figure 6.12), and of the DSPs registers and accumulator 
as it switches between the filtering task and the FFf task. 
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Figure 6.Il (a) Data flow in the DSP at various rales. (b) Data flow between tasks in the DSP. 
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Voltage and current signals acquired from transducers are real valued. which has two main 
implications. Firstly. the Fourier transform of the signals will have an even real part and an odd 
imaginary part, and secondly. it allows Ule butterfly operations in the first two stages of the FFf 
to be stream-lined by using only real aritlunetic [Chassaing and Homing. 1990]. Algoritluns do 
exist that implement an N point real FFf by weaving the real input data into an N /2 complex 
input array [Press et al .• 1989]. The DFT is therefore computed with an It point complex FFf. 
although the only advantage of this is a saving in memory space. as the butterflies at each stage 
must be general complex ones, and the output must be decoded. leading to approximately the 
same processing requirements. 
The CHART project uses a full 128 point complex FFf to compute the DFf, setting the 
complex inputs to zero before the transfonnation is started. Computation is perfonned in place 
and in internal RAM to save memory and for extra speed [T!. 1986]. Because the properties of 
the FFf output are known (due the inpllt being real). only half the FFf output is required. A 
radix-2 algorithm [Brigham. 1974] is used. as the bit reversing required by this can be perfonned 
automatically by the CHART DSPs [TI. 1986]. and a Decimation In Time (DlT) algoritlun is 
used so that the input to the algoritlun may be bit reversed. rather than the output. The complex 
FFf output is converted to polar fonn. giving hannonic magnitude and phase. This required the 
implementation of a square root algoritlun and ARCTAN algorithm on the DSP. 
Figure 6.12(a) illustrates the AR filter task and the FFf task perfonned by each of CHARTs 
DSPs. and the data flow between them at multiple rates. The AR filter decimates the oversampled 
input from 1024 samples per 50/60Hz cycle to 128 samples per cycle. Subsequent FFf analysis 
on each set of 128 samples leads to a Sft of hannonics updated each cycle, giving one of each 
of the 50 hannonics (magnitude and phase) per cycle3• The AR filter is an interrupt driven task. 
with an operation by one of its polyphase filters perfonned each time a new sample arrives from 
the ADC (via the DSPs serial port). The FIR filter output is stored in one of the swinging buffers 
depicted in figure 6.12(b). leaving a buffer free for FFf analysis. thereby ensuring no loss of data 
between tasks. The FFf is perfonned on the data from the free buffer when the DSP is not in 
the AR filter interrupt service routine. and its results (hannonics) are placed in a hardware FIFO 
buffer for use by the DAPMs host 80186 processor. The decimated time domain signal is also 
placed in a AFO for use by the DAPMs host processor. A 'buffer swing' is perfonned once each 
cycle. 
Each time an ADC sample arrives. the DSP must save its context from the FFf routine 
before servicing the sample and must restore the context before returning to the FFf. This adds a 
significant processing overhead to the DSP. as the ADC samples arrive at a high rate. Nevertheless. 
timing tests on the AR filter and FFf operating independently and together indicate that the DSP 
is capable of implementing them in real-time. When performing a full context save and restore. 
the AR filter takes 10ms to filter 1024 samples and produce 128 for the FFf. The FFf takes 2ms. 
including moving data from the swingin:5 buffers into its in-place computation area (in the DSPs 
internal RAM). and moving the FFf results to the FIFO. The total time taken is therefore 12ms. 
11f averaging is used, hannonLcs are computed per N averaged cycles, leading to 50 harmonics per N cycles. If the 
FFf is computed over N cycles, 50N hannonics and inter-harmonic components are produced per N cycles 
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corresponding to 72 percent of the available time for a 60Hz fundamental frequency. or 60 percent 
for a 50Hz fundamental. 
6.6 Conclusion 
The principles of filtering. sampling. and averaging power system voltage and current signals 
for hannonic analysis using the FFf have been established. and their application in the CHARf 
instrument has been described. The use of powerful digital signal processors in this instrument 
has enabled the implementation of multirate DSP techniques. leading to simplifications in data 
acquisition hardware. improved signal quality. and reduced computational requirements by the 
rest of the system. The multirate DSP techniques involved the design of a polyphase decimation 
anti-aliasing FIR filter. and the implementation of an FFf algorithm. 
The CHARf IT instrument is a very flexible one. allowing DSP software developed on a PC to 
be down-loaded to the DSPs with minimal effort. This enables other harmonic analysis techniques 
to be tested easily making the instrument a powerful research tool. The technique described in the 
implementation details section of this chapter is only one of many that could be used for harmonic 
analysis. although it was found to be a very successful compromise between data acquisition 
hardware complexity and processing requirements. 
Immediate plans for the development of harmonic analysis software using CHARf are to 
increase the FFf record length beyond 1 cycle to 2.4.8. and 16 cycles. enabling the detennination 
of inter-harmonic frequencies as well as sub-hannonics. Other research activities with CHARf 
involve its use in transient analysis. which requires sampling at even higher rates than those 
required for harmonic analysis. and using its DSPs to analyze transients on voltage and current 
wavefonns. 
The steep anti-aliasing filter roll offs described in this chapter are not necessarily required in 
practice, as it is unlikely that there will be signals of full power above the harmonic analysis band. 
The material collected in this chapter has been used for a paper presented at the 1992 IEEE 
International Conference on Harmonics in Power Systems [Miller and Dewe. 1992b]. The paper 
has also been approved for publication in the transactions of the IEEE Power Engineering Society. 
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Appendix 6A The Fourier Transform of a Sampled Signal Truncated 
in Time 
This appendix shows the deri vation of Equation 6.6 in Section 6.2.2. 
Consider 
H'(f) = H(f) * t10(f) * To sin;;~f) (6.12) 
which is the Fourier transfonn of the sampled and truncated signal h{ t) of Figure 6.3(c). 
Now if h{ t) is periodic it can be represented by a Fourier series expansion, with Fourier transfonn 
given by the equation 
00 
H(f) ::: LCtn 6(f - nfo), (6.13) 
n=O 
where Ct n are the complex Fourier series coefficients [Brigham, 1974]. 
If h{t) is band-limited, this summation is over a finite number of harmonics from 0 to N (with the 
fundamental frequency equal to fo). Sutstituting the Fourier transfrom of the bandlimited signal 
H(f) into equation 6.12 yields 
H'(f) = [~"n5(.f - njo)] * l!.o(f) * TOS~~::of). (6.14 ) 
Now since h{ t) is band-limited, if the Nyquist sampling criteria of equation 6.4 is met (that is, if 
aliasing does not occur), the base band signal alone can be considered (since this contains all the 
infonnation necessary to reconstruct h{ t) ). 
Expanding out the convolution with ~.o(f) yields a base band tenn and spectra repeated at 
integer multiples of fs. The base band t(:nn is 
(6.15) 
Convolving these two tenns yields 
- Tt f ~ sin[1I"To(f - nfo)] 
- 0 sL.JCt.1. rp{f f.)' 
n=O 1I"..LO - n)o (6.16) 
which is the Fourier transfonn of the bandlimited sampled and truncated signal. 
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Appendix 6B The Interference from an Adjacent Harmonic 
This appendix gives the derivation of Equation 6.7 in Section 6.2.2. 
The contributionofhannonic nl at hannonic n2 is given by the evaluation of H~I (J) at f = n2fo, 
H' ( ')_ T.jsin(7rTofo[n2-nIl) 
nl n2;0 - Onl 0 S 'T' , [ 1 
7r .LO;O n2 - nl 
(6.17) 
from Equation 6.6 derived in Appendix 6A. If Tofo -# n, where n is an integer, H~I (n2fo) will 
be non zero at n2, with an attenuation given by 
A = H~I (n2fo) 
H~I (nlfo) 
sin(7rTofo[n2 - nIl) 
7rTofo[n2 - nIl (6.18) 
That is, the interference of a signal at hannonic nl on hannonic n2 will have an attenuation A 
relative to the signal at nl, which is dependent on the separation of the two hannonics, but more 
importantly on how close Tofo is to unity, or how close the truncation interval is to an integer 
multiple of the fundamental frequency. 
The attenuation for adjacent hannonics (where nl - n2 = 1) in dB is given by 
A = 20l I sin(7rTofo) I 0910 'T', • 
7r.L 0;0 
Appendix 6C The Effect on the Resultant DFT Spectrum of 
Averaging in the Time Domain 
(6.19) 
This appendix shows the effect on the resultant DFf spectrum of averaging 5 time domain cycles 
to one and computing the DFf of the resulting averaged cycle. The effect is shown by first 
sampling, truncating, and averaging in the time domain. The resulting function is then convolved 
in the time domain with the inverse Fourier transform ofa frequency domain sampling function. 
The Fourier series of this is then found to give the DFf of the averaged function. It is included as 
supporting material for Section 6.4. 
The sampled input of Figure 6.1 (c) is represented by 
00 
h(t)60(t) = L h(kT)6(t - kT), (6.20) 
k=-oo 
where 60( t) is the sampling function, 
00 
60(t) = L 6(t - kT). (6.21) 
k=-oo 
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The sampled input multiplied by the rectangular truncation function x( t). of Figure 6.3(b), where 
-T T 
x( t) = 1 :for 2 < t < To - "2' 
x( t) = 0 otherwise, (6.22) 
and To is the period of h(kT) gives the truncated input 
N-l 
h(t)6o(t)x(1:) = L h(kT)6(t - kT), (6.23) 
k=O 
illustrated in Figure 6.3(c). Averaging th(: sampled and truncated input over 5 cycles gives 
1 2 N-l 
[h(t)6o(t)x(t)]ave = 5)~ [Lh(kT + iTo)6(t - kT + iTo)]. (6.24) 
.;,-2 k=O 
Expanding out the first summation gives 
1 N-l 
[h(t)6o(t)x(t)]ave = 5 L [h(kT)6(t - kT) 
k=O 
+h(kT + To)6(t - kT + To) 
+h(kT - To)6(t - kT - To) 
+h(kT + 2To)6(t - kT + 2To) 
+h( kT - 2To)6( t - kT - 2To)]. (6.25) 
If we assume that h(kT) remains the same over all five periods, ie. h(kT) = h(kT + To) = 
h(kT - To) = h(kT + 2To) = h(kT - 2To). h(kT) becomes a common factor. giving 
1 N-l 
[h(t)6o(t)x(t)]ave = - L h(kT) [6(t - kT) + 6(t - kT±To) + 6(t - kT±2To)]. (6.26) 
5 k=O 
This assumes that the magnitude of h( kT) does not vary with time over the five cycles. 
The Fourier transform of this must be sampled (in the frequency domain) to convert it to the 
discrete Fourier transfonn by multiplying by the Fourier transfonn of 
00 
61(t) == To L 6(t - rTo) (6.27) 
r=-oo 
in the frequency domain [Brigham, 1974]. 
This is a convolution in the time domain. 
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j(t)rs.ve [h(t)oo(t)X(t)]rs.ve * Ol(t) 
1 N-l 
= - I: h(kT)[o(t - kT) + o(t - kT±To) + o(t - kT±2To)] 
5 k=O 
r=-oo 
Expanding this gives 
1 N-l 
j(t)ave = ... + -To L h(kT)o(t - kT + To) 
5 k=O 
1 N-l 
+ -To L h(kT)o(t - kT) 
5 k=O 
1 N-I 
+ -To L h(kT)o(t - kT - To) + ... 
5 k=O 
1 N-l 
... + -To L h(kT)o(t - kT±To + To) 
5 k=O 
1 N-l 
+ -To L h(kT)o(t - kT±To) 
5 k=O 
1 N-l 
+ STo I: h(kT)o(t - kT±To To) + ... 
k=O 
1 N-l 
... + STo L h(kT)o(t - kT±2To + To) 
k=O 
1 N-l 
+ STo L h(kT)o(t - kT±2To) 
k=O 
(6.28) 
1 N-l 
+ STo L h(kT)o(t kT±2To To) + " . (6.29) 
k=O 
Which has the general expression 
1 00 [N-l 
!(t)avt! = STo L L h(kT) [o(t - kT rTo) 
r=-oo k=O 
+o(t - kT±To - rTo) + o(t - kT±2To - rTO)]]' (6.30) 
This is a periodic function with period To. with each period consisting of N samples. 
The Fourier series for this periodic function is represented by 
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_ n 00 1 
F( 1l )ave = L~n6(f - nlo). where 10 = 1l' 
o n=-oo 0 
(6.31) 
with the complex Fourier coefficients given by 
1 jTo-f - -j21rn-i; 
On = ;:;:;- I( t )avee 0 dt. for n = 0, ± 1, ±2, ... 
.10 -T T 
(6.32) 
Substituting i( t)ave from Equation 6.30 into this gives 
1 1 jTo-of 00 .N-I 
On = 1lS -T To L I L h(kT)[6(t - kT - rTo) 
o T r=-oo L k=O 
+6( t - kT±To - r1o) + 6( t - kT±2To - rTo)] e - "TO dt. ] 
j21rn t (6.33) 
Integration is only over one period. henc(: the summation 2:~-00 can be dropped. yielding 
IjTO-fN-1 
On = S -T L h(kT)[6(t - kT) + 6(t - kT±To) 
T k=O 
+6(t - kT±2To)]e - j21rn ..Jo dt. (6.34) 
Expanding this out gives 
_ ,21rn iJT;To 
+e J 0 + e 
'2 kT+ 2To ") "T-ZTo 
+e -J 1rn-,;:;- + e -J_1rn-,;:;-] 
1 N-l 
= _ L h(kT)e - j21rnk -+o [1 + e-j2trn + e+j2trn + e-j21rn(2) + e+j21rn(2)]. (6.35) 
5 k=O 
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Representing the exponential tenns as cosine tenns. gives 
1 N-I . kT 
ctn = - L h(kT)e -)21rn'1Q [1 + 2cos(211"n) + 2cos(411"n)], 
510=0 
n = 0, ±1, ±2,'" 
Now To = NT. therefore 
1 N-I 
ctn = - L h(kT)e-i21rn ;t. [1 + 2cos(211"n) + 2cos(411"n)]. 
510=0 
Substituting this into the Fourier series of equation 6.31 gives 
(6.36) 
(6.37) 
1 00 [N-I ] F( ::T)ave = 5 L L h(kT)e-i21rn~ [1 + 2cos(211"n) + 2cos(411"n)] aU - n/o),(6.38) 
n=-oo 10=0 
because To = NT. 
If we let n = r where r is an arbitrary integer. we obtain the discrete Fourier transfonn for the 
averaged cycle. 
I N-I - r ~ -i21rrk 
F( NT)ave = 5 L....J h(kT)e N [1 +2cos(211"r)+2cos(411"rJ]. for r = 0, 1, ... , N-l 
10=0 
(6.39) 
for hannonic of order r. This is the Off given by equation 6.1 modi fied by the tenn 
1 
m(r) = 5[1 + 2cos(211"r) + 2cos(411"r)], (6.40) 
which has maxima at integer values of r. To represent non hannonic frequencies. r is given a 
real value between hannonics. For instance r = 1.2 to represent 60Hz for a 50Hz fundamental. 
Plotting m( r) out between the fundamental and second hannonic illustrates its effect on the DFf 
response to non hannonic signals. as depicted in Figure 6.13. 
Averaging a number of time domain cycles to one reduces the response of the DFf to non 
hannonic signals at each hannonic. Specifically. averaging 5 cycles to one completely nulls the 
response at multiples of 10Hz as shown in Figure 6.13. 
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Figure 6.13 The effect on the resultant OFr spectrum of averaging in the time domain. r = Frequency /50. 

Chapter 7 
HARMONIC MEASUFtEMENTS ON THE NEW 
ZEALAND HVDC LINK USING CHART II 
7.1 Introduction 
In 1990 an upgrade to the New Zealand HVdc link between Benmore power staLion in the South 
Island and Haywards sub-station in the North Island began. The upgrade was achieved by 
paralleling both poles of the existing 600 MW Mercury-arc converter HVdc link, and adding a 
new 700 MW pole consisting of thyrisLor convertors. The configuration of the new system is 
illustrated in Figure 7.1, with ratings given in Table 7.1. 
Pole Nominal Nominal Nominal Overload Overload Overload 
voltage current power voltage current power 
(kV) (amps.) MW (kV) (amps.) MW 
Pole I 
Mercury-arc +270kV 1600A 432MW +270kV 2000 A 540MW 
Pole 2 
Thyristor -350kV 1600A 560MW -350kV 2000 A 700MW 
Table 7.1 The upgraded New Zealand inler island HYde link ratings. 
1L is clear from Table 7.1 and Figur:! 7.1 that the new transmission system is asymmetrical, 
with pole 2 rated at a higher power and volLage than pole I, but with the same current rating to 
avoid ground return currents. As part of Lhe commissioning tests for the new pole (pole 2), the 
harmonics generated by it were required to be measured to verify the effectiveness of the pole 
2 ac harmonic filters, and to ensure that harmonic levels are within the limits specified in the 
contract specification [ABB, 1989]. These tests were performed on the 14th, 15th, and 30th of 
October, 1992 at Benmore power staLion, and on the 6th of November at the Haywards substation. 
The CHART II harmonic monitor was used to monitor, analyze, and record harmonic levels 
throughout the tests. The Design Power NOWA I Harmonic monitoring equipment, and the UP 
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Figure 7.1 The Benmore terminal of the upgraded HYde link 
data acquisition system owned by Transpower New Zealand Limited were also used. The primary 
purpose for using CHART II in these tests was as a field trial to evaluate its perfonnance in a realistic 
envirorunent, to demonstrate its capabilities, and to compare it with existing hannonic monitoring 
equi pment. This chapter documents part of the hannonic tests, co veri ng the connection of CHART 
to the high voltage network and CHARTs configuration. a summary of the OCt specification which 
sets limits for all harmonic levels from the new convertor arrangement. and the procedure and 
results from one of the tests. 
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7.2 The Connection of CHART II to the High Voltage Network 
The instrumentation windings of conventional metering Cfs, which are part of existing installed 
equipment, were used to measure the current in each phase flowing into the converter trans-
former. The secondary windings of these transformers were terminated in 15 n burden resistors, 
which are part of Design Power New a:aland's hannonic monitoring equipment, as illustrated in 
Figure 7.2(a). 
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Figure 7.2 The connection of CHART to 1he high \loltage network. (a) Current measurement. (b) Voltage 
measurement. 
Remote data conversion modules were used to convert the voltage across the resistor illustrated 
in Figure 7.2 10 digital samples which were transmitted to the CHARf parallel processing unit 
by fibre optic cables, as discussed in Chapter 5. The line current is found from these samples 
representing V." by 
(7.1) 
where a is the Cf ratio (1000: 1 for the single pole tests and 2400: 1 for the bipole tests), and R 
is the cr burden resistor value. 
Although the CHART instrument hw; the ability to compensate for non uniform Cf magnitude 
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and phase frequency responses, no compensation for computed harmonic currents was made, as 
no data regarding the crs used was available. The assumption that the cr frequency response is 
uniform is however valid for all frequencies below 5 KHz [Meynaud, 1989]. 
Measurement of the 220kV bus harmonic voltage using conventional VTs is highly inac-
curate, as these have resonant points in the frequency range of interest [Meynaud, 1989]. Al-
though research into the determination of VT frequency response characteristics has been carried 
out [Bradley el al., 1985a], no complete data of VT responses exist, making it impossible to com-
pensate computed harmonic voltages for the transducer characteristics. Transpower New Zealand 
own a set of three harmonic measurement VTs for use in harmonic voltage measurements of 
three phase power systems. These have uniform magnitude frequency responses in the harmonic 
analysis band up to the 50th harmonic. and were installed on the 220kV bus at each site especially 
for the tests. CHART II was connected to these as shown in Figure 7.2(b). The harmonic mea-
surement CVTs have a 2000:1 ratio. giving a nominal output of 110Vrms phase-to-phase from 
the 220kV bus bar. 
7.3 The Configuration of CHART for testing 
To monitor 3 phase current and voltage. 3 DAPMs were used, with each DAPM used to monitor 
one voltage channel and one current channel. During these tests the SRM was not required. 
as the fundamental frequency was maintained within the limits set out in New Zealand legisla-
tion [NZED. 1983] during the intervals between load changing, meaning that spectral leakage 
from the FFf was not significant at these times. However. while changing the load. the system 
frequency may have exceeded the specified bounds, meaning that the FFf results may be erro-
neous during these 'transient' times. They are however very short in relation to the intervening 
intervals of constant load. One of the reasons for holding the DC link at a constant load was to 
allow the system frequency to stabilize. 
The acquired data was passed through the FIR filter and averaged from four cycles to one 
(thereby complying with New Zealand legislation [NZED. ]983]). with the FFf taken over the 
averaged cycle, as discussed in Section 6.4. The FFf output data was transformed from complex 
Cartesian form to polar coordinate form. The averaged time domain cycle, and magnitude and 
phase FFf results were passed from each DSP to their host 80186 on the DAPM. A very simple 
on-line analysis algorithm was implemented on this to reduce the amount of data fOlWarded to the 
486/133SE to be stored. This on-line analysis method simply looks at the fundamental current 
magnitude over a period of ten seconds, and stores both the voltage and current channels' data 
corresponding to the maximum fundamental current. It then message passes this harmonic data 
to the 486/133SE which operates a task for each DAPM that stores the received data to hard disk. 
as well as time and date stamping it. Current was monitored instead of voltage. as this changes 
continuously over a wide range. whereas voltage varies only slightly. The on-line analysis method 
is illustrated in Figure 7.3. 
It was realized after the tests that the on-line analysis method used requires some refinement 
if the harmonic phase results from the FFf are to be compared between the three power system 
1.4 SUMMARY OF ruE DC I SPECIACAllON 
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Figure 7.3 The on-line hannonic analysis performed by CHART II's DAPMs for pole 2 commissioning tests. 
phases. This is because the maxima on each phase do not necessarily occur simultaneously, 
meaning that the data stored may not correspond in time between the three phases. Nevertheless, 
the phase responses of the Cfs and VTs were unknown, so it was not possible in this case to 
compare phases between voltage and current accurately at hannonic frequencies. 
As discussed in section 5.3, data ta the display PC was retrieved from the data stored on 
hard disk by a task operating on the 486/1 33SE. A temporary serial link (using RS232) from the 
486/133SE computer to the display PC was used to transfer data between them. The data was 
multiplied by the appropriate scaling factors on the PC to convert it into real quantities - namely 
RMS amperes for current and percentage of the fundamental voltage for voltage. 
7.4 Summary of the DCI Specification 
The DCl specification gives individual hannonic current and voltage limits, as well as THD, EDV, 
and EDI limits for the new convertor arrangement. These parameters are defined in Section 2.2.1, 
and their limits are listed in tables 7.2 and 7.3. 
7.5 Pole 2 Harmonic Tests 
Three pole 2 hannonic tests were perfanned at Benmore power station, and one at Haywards 
substation. Of the three tests carried oUl at Benmore, two involved operating pole 2 without pole 
1; one at its full voltage, and the other at its reduced voltage. The third test at Benmore was a 
bipole test, with both poles operating. The test at Haywards substation was a bipole test. Only 
the 'pole 2 at full voltage' test is documented here for the purpose of illustrating what data was 
recorded during the tests and how it is presented in a concise manner. 
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Odd Hannonics Un limit In limit 
(% of fundamental) (amperes at 1 pu system voltage) 
3 2.3 57 
5 1.4 34 
7 1.0 25 
9 0.8 19 
11 0.7 16 
13 0.6 14 
15 0.5 12 
17 0.4 10 
19 and 21 0.4 9 
23 0.3 8 
25 to 49 0.3 7 
Even Hannonics Un limit In limit 
(% of fundamental) (amperes at Ipu system voltage) 
2 1.2 29 
4 0.6 15 
6 0.4 10 
8 0.3 8 
10 0.3 6 
12 and 14 0.2 5 
16 and 18 0.2 4 
20 to 50 0.2 3 
Table 7.2 DCI Specification individual hannonic voltage distortion (Un) limits on the Benmore 220kV bus, 
and individual hannonic current (l n) limits flowing into the 220 kV system at Benmore. 
Parameter Limit 
EDI 26 amperes 
EOV 1.0% 
THO 3.0% 
Table 7.3 Equivalent disturbing current (EDI) limit flowing into the 220 kV system at Benmore, equivalent 
disturbing voltage (EDV) limit on the Benmore 220 kV buses, and total harmonic distortion ( U. or THD) limit 
on the Benmore 220kV buses. 
7.5 POLE 2 HARMONIC TESTS 
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Figure 7.4 Measurement of hannonic voltage and current for Test I. 
7.5.1 Benmore Pole 2 Full Voltagt~ Test Procedure 
111 
DC line to 
Haywards 
substation 
The purpose of this test was to examine the effectiveness of the pole 2 ac hannonic filters at 
various loads transferred on pole 2 of the: de transmission system with only pole 2 operating. Pole 
2 was operated at its full voltage. Hannonic currents injected into the 220kV system at Benmore 
from the pole 2 convertor acting as a rectifier were measured using CT418 shown in Figure 7.4. 
The Transpower hannonic measuremenl CVTs were connected to the Benmore 220kV bus. 
Throughout this test, pole 1 and i~ hannonic filters were left off to minimize background 
hannonic levels. Before the test began, background hannonic levels were recorded. At the start 
of the test, pole 2 was started and ranlped up to full power in stages, allowing hannonic levels to 
be measured at various power levels. At full power the ac hannonic filter F4 was switched out 
and pole 2 was ramped down and stopped. The power profile for pole 2 for this test is depicted in 
Figure 7.5 
7.5.2 Benmore Pole 2 Full Voltage Test Results 
To present the complete results of monitoring the three voltage channels and the three current 
channels requires 300 graphs of hannonic magnitude versus timet. In addition to this, THO, 
lThere are 50 hannonics per channel, and 6 channels, which equates to 300 graphs. 
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Figure 7.5 Pole 2 power profile for Test I. 
ED V, and EDI per phase versus time are required, leading to a tremendous amount of data for 
graphical presentation. However only the data of interest (harmonics that are close to their limits 
for instance) need to be graphed. This reduces the quantity of data to a manageable size. To find 
only significant data from the stored hamlOnics. each hamlOnic for each channel was compared 
with its limit set out in the DC1 specification, summarised in Section 7.4. and the pereentage of 
time that the harmonic exceeded 90% of its limit was computed. These results are a shown in 
Table 7.4 and Table 7.5. In addition to these. THD. EDV. and EDI were computed and compared 
with the limits. with the results shown in Table 7.6. 
Harmonic pereentage of time above 90% of the limit 
Red Yellow Blue 
phase phase phase 
2 and 3 0 0 0 
4 14.4 12.6 16.5 
5 to 50 0 0 0 
Table 7.4 Voltage hannonics measured during the pole 2 full voltage test on October 14, 1992. 
Tables 7.4. 7.5. and 7.6 show that only the 3 phases of 4th harmonic current and voltage 
exceeded 90% of their respective limits. Further investigation showed that they actually exceeded 
the full limit. To determine under what conditions the limits were exceeded. each phase was 
graphed against time. with the power profile of the test superimposed on it to identify the stages 
of the test. The Red phase 4th harmonic is shown in Figure 7.6. Figure 7.6(a) clearly shows that 
the 4th harmonic voltage exceeds it limit when pole 2 is near its maximum rating and when both 
filters are operating. It also shows that the 4th harmonic voltage drops significantly when one 
of the harmonic filters is switched out. This indicates a possible resonant frequency at the 4th 
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Hannonic percentage of time above 90% of the limit 
Red Yellow Blue 
phase phase phase 
2 and 3 0 0 0 
4 1.9 10.3 3.4 
5 to 50 0 0 0 
Table 7.5 Current hannonics measured during the pole 2 fun voltage test on October 14, 1992. 
Parameter percentage of time above 90% of the limit 
Red Yellow Blue 
phase phase phase 
EDI 0 0 0 
EDV 0 0 0 
THD 0 0 0 
Table 7.6 Harmonics measured during the pole 2 full voltage test on October 14,1992. 
hamlOnic when boLh filters are operating, which shifts to a higher resonant frequency when one 
filter is removed. Figure 7.6(b) shows that the 4th hannonic current approaches its limit, almost 
exceeding it. Again it drops significantly when one hannonic filter is switched out. No excessive 
4Lh hannonic levels were found in the bipole tests, indicating that the 4th hannonic is a by-product 
of operating the link with only one pole, and is amplified by a resonant condition. To present 
a cross section of data produced by CHART, EDI, EDV, and THD computed during Lhe test are 
shown in Figure 7.7, together with the test power profile and filter switching infonnation. 
A feature of CHART is that the time domain cycle corresponding to a set ofhannonics is stored 
in addition to the hannonics. The Red phase time domain cycles corresponding to the maximum 
4th hannonic voltage in Figure 7.6 are st,own in Figures 7.8 and 7.9, with their hannonic spectrum. 
7.6 Conclusion 
During the first two tests at Benmore, Transpower found inter-hannonic frequency components 
at 125 Hz, 175 Hz, and 375 Hz from i second snapshots of data captured using their HP data 
acquisition system. The DFT of this data was found after its capture using MATLAB. These 
components were supressed by CHART as a consequence of averaging, as discussed in section 6.4. 
The discovery of these inter-hannonics highlights a limitation of hannonic analysis and suggests 
that for future measurements, longer FFr reconilengths should be taken by CHART to resolve any 
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inter-hannonic signals that may be present instead of averaging to suppress them. A frequency 
resolution of 3.125 Hz can be achieved by CHART by taking the FFf over 16 cycles. This 
requires a change to the DSP software. but no fundamental system change. To be able to 
classify hannonics into sequence components (positive, negative. or zero sequence) is important 
for analysis and identification of the cause of the measured harmonics. This requires phase 
information, as well as magnitude information. Although CHART does find the harmonic phase, 
no data is available regarding the phase responses of CTs and VTs. which will distort the phase of 
the measured hannonics. This phase distortion can be compensated for in the frequency domain if 
the transducer phase responses are known. Ways of measuring the phase response of CVTs must 
be developed to enable hannonic phase to be used. This could be carried out in conjunction with 
measurement of conventional protection CVT magnitude responses to enable 'in house' CVTs 
to be used for hannonic measurement rather than shipping special CVTs around the country and 
installing them specifically for hannonic measurements.2 
2Measuremenl or CVT responses up to the 50th harmonic is actually very difficult. This is due to non linearilies 
caused by saturation or the magnetic core or the transrormer on the CVT output, which makes the response or a CVT 
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Figure 7.7 Red phase fourth hannonic measured during the pole 2 full voltage lest on October 14, 1992: (a) 
BDl, (b) BDV, and (c) THD. 
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The digital fibre optical link used in the CHART project proved invaluable in connecting 
CHART to the high voltage network. It completely removed the possibility of any ground loop 
and isolation problems, leading to very reliable results. The only problems experienced with this 
were the actual process of laying it out in the switch yard and rolling it back up onto barrels, 
which is time consuming. and the handling of its delicate ends and connectors, which were not 
rugged enough for field use. The use of laser beam links for data transmission from RDCMs has 
been mooted, although this would require an extensive error correction protocol to compensate 
for data loss if the beam happened to be interrupted. At present CHART uses a dual fibre cable, 
with one fibre used to transmit the sampling pulse from the DAPM to the RDCM, and the other to 
transmit converted digital samples from the RDCM to the DAPM. The use of a single fibre cable 
is currently being investigated. This would make the use of more expensive. but very rugged 
connectors more feasible. as well as decreasing the cost of the cable. 
voltage dependent as well as frequency dependenl Consequently CVT tests must be perfonned at their full voltage 
(220 kV) for reliable results, which requires a high voltage hannonic source [Bradley et al., 1985b]. 
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Figure 7.9 (a) Red phase current wave[oml and (b) current hannonics corresponding to the mallimum 4th 
hannonic voltage during the pole 2 (ull voltagl! lest on October 14. 1992. The fundamental cumnt in (b) has been 
suppressed. 
Although the amount of measured hE.mlOnic data was reduced by picking out the maxima in 10 
second intervals, over the duration of Ille tests a large amount of data was stored (approximately 
12 MB for 12 hours). Ways of dealing with this stored infonnation have not yet been fully 
developed, and although the data was analyzed after the tests, the analysis should ideally be 
achieved on-line. 
As well as providing Transpower New Zealand Limited with useful infonnation regarding 
hannonic levels produced by the upgraded HVdc link, these tests have proven CHART II to be a 
very powerful hannonic monitoring instrument, and have shown that its results compare favourably 
with those collected by Design Power's hannonic monitoring equipment. Comparisons between 
the two systems were perfonned while monitoring rather than after, as Design Power's data was 
not available to us after the tests. CHART's remote data conversion modules and fibre optical 
links, parallel DSP data acquisition and processing system, and Windows based display system, 
essentially foml a complete hardware an1 software system forhannonic monitoringofhigh voltage 
power systems. Any improvements on I.his, which were highlighted during the field tests, require 
only minor changes or refinements to the existing system. The data gathered during the tests is 
ideal material for a paper regarding hamlOnic measurement and hannonic data presentation, and it 
is intended to submit this paper for presentation at the IEEE Power Engineering Society Summer 
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Power Meeting in 1993, and for publication in the IEEE Power Engineering Society Transactions. 
Chapter 8 
CONCLUSIONS 
The detrimental effects resulting from el>cessive harmonic levels on electrical power systems have 
prompted many countries to introduce standards limiting hannonic levels. As well as specifying 
limits for harmonic levels, these standards also set out requirements for harmonic monitoring 
instrumentation. This thesis has documented the design of a very sophisticated harmonic monitor 
for policing harmonic standards, known as the CHART II harmonic monitor. It is highly flexible 
allowing it to be easily adapted to meel the requirements of many standards. and furthermore. it 
has enormous potential as a research tool. 
8.1 Features of the CHART II System 
The main features of the monitor which distinguish it from other harmonic monitors are listed 
below. 
• Remote data conversion modules convert Cf or VT outputs to 16 bit digital signals. trans-
mitted to the monitor by fibre optical cables. Conversion modules are sited remotely from 
the monitor. adjacent to Cfs or VTs. 
• Converting signals to digital signals at the source combined with the use of digital fibre 
optical cables isolates the monitor from hazardous high voltages in the switch yard. avoids 
ground loops in the instrumentation system. and stops induced noise from nearby conductors. 
• Processing in the monitor is dist ributed amongst data acquisition channels with one DSP 
per data acquisition channel. ane: one micro-computer per two channels. This eliminates 
'bottlenecks' caused by processing and bus bandwidth limitations. 
• Additional channels can be easily added by inserting extra processing cards. The use of 
the Multibus II multiprocessing bus ensures that these extra cards can be automatically 
recognised and configured into the system. The only limitations on the number of channels 
is the power supply capacity and lhe number of free slots on the backplane. The theoretical 
maximum is 36 channels with a single backplane. 
• The use of a synchronous sanlpling technique ensures that errors from the FFf are minimal. 
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• Special executable down-loading capabilities allow the development and use of many varied 
hannonic analysis techniques. ranging from averaging time domain data before FFf com-
putation to taking the FFf over many cycles to resolve sub harmonics and inter harmonics. 
• The use of multi-rate digital filtering techniques has simplified data acquisition hardware 
design and has lead to improvements in the acquired signals' SNR. 
• A precision time referenced measurement capability is provided using a GPS satellite system. 
enabling simultaneous measurement at remote locations on a network. 
• The use of a multitasking operating system running on a Multibus II 486 computer enables 
multiple tasks to collect data from each data acquisition and processing card and store it on 
a hard disk. It also enables tasks to collect data and distribute it to display workstations. 
• Display workstations are networked on Ethernet. allowing more than one user to access 
CHART harmonic data using a standard PC running Microsoft windows with the CHART 
display software installed. 
8.2 CHART Development History 
Development of the first prototype of the CHART harmonic monitor began in 1986. It was 
designed to provide the type of infornlation required by New Zealand legislation and was limited 
to only six channels. A prototype of this system was completed in 1990 and was subsequently 
used in a field trial at a New Zealand substation. which was reported in [Miller and Dewe. 1992a]. 
The prototype system was reported at the 4th ICHPS conference in [Lake el 01 .• 1990] and the 7th 
iRUG conference in [Miller el 01 .• 1990]. After the field trials and vi sits to the two conferences by 
Mr. M.B. Dewe and the author. a significant change to the first prototype was conceived. leading 
to the final prototype. CHART II. whose features are listed at the beginning of this chapter. 
CHART II has enough processing power to continuously measure harmonic levels for many 
channels, meaning that there is no break in the acquisition and processing of source data, and its 
real-time capability provides the facility to observe the processed results as they occur. Its ability 
to precisely time stamp measurements made at remote sites on a network. extends its capabilities 
beyond hannonic analysis to fault location on ac and dc lines. A functional 10 channel prototype 
of CHART II was completed in September 1992. and was subsequently used in field trials in 
October and November of 1992. An overview of the CHART II system. covering design details 
such as its connection to the high voltage system. the parallel processing system and software 
used to compute hannonic levels. and the networked user interface to it was reported in [Miller 
and Dewe. 1992c]. The use of powerful DSPs in CHART II enabled the implementation of 
a multi rate DSP technique for finding harmonics. leading to simplifications in data acquisition 
hardware. improved signal quality, and reduced computational requirements in the rest of the 
system. This technique is reported in [Miller and Dewe. 1992b]. which includes a discussion 
covering the principles of filtering and sanlpling power system voltage and current signals for 
hannonic analysis. 
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8.3 Field Trials With CHART II 
CHART II was used in field trials in October and November of 1992 at the Berunore terminal of 
the upgraded HVdc link. The harmonic monitoring system perfonned very well during these tests, 
and its display system proved invaluable for displaying hannonics throughout, as it was scaled to 
represent real quantities on the network. From these tests it became clear that it would be useful to 
display inter-harmonic signals as well as tJamlOnics. This requires taking the FFf over more than 
one cycle, which can be achieved by modifying the DSP software. Sequence infonnation regarding 
harmonics is also important, although this requires hannonic phase. To compute harmonic phase 
accurately, requires that the Cf and VT frequency response characteristics be known. Although 
CHART II does find harmonic phase, phase results may have been distorted during the test due 
the unknown Cf and VT responses. If these had been known, CHART could have compensated 
for them. 
The field trials have proven CHART n to be a very powerful hannonic monitoring instrument, 
have shown that its results compare favourably with those collected by other hannonic monitoring 
instrumentation used during the field trials, and have provided Transpower N.Z. Ltd. with useful 
infonnation regarding the hannonic perfonnance of their upgraded HVdc link. As documented 
in the example of the 'Benmore pole 2 rull voltage test' in Chapter 7, the test took some ten 
hours to complete. This is because the DC link power had to be held constant while hannonic 
measurements were taken, and then ranlped up or down to the next power level for the next set 
of measurements. Each set of measurements took approximately 15 minutes using Transpower's 
HP 3565S system and Design Power's NOWA 1 system. The CHART system took 90 readings 
during each 15 minute interval, which indicates that the tests could have been perfonned in a much 
shorter time if CHART had been used on : ts own. This would have significantly reduced the cost 
of the tests, as the DC link would have been free for nomlal operation sooner. 
8.4 Future Work With CHART 
Required modifications to the CHARI' system as as result of the field trials are only minor, and 
do not involve a major system redesign. A.s mentioned above, a software addition to enable inter-
hannonic signal detection would be useful. The main problem encountered during the field trials 
was with the fibre optical connectors which were not rugged enough for field use. Unfortunately 
rugged connectors are very expensive. although work is currently under way on a means of 
multiplexing the sanlpling signal to an RDCM and its retum data onto a single fibre. This would 
halve the required number of connectors, ,:::nabling more rugged ones to be used. 
To detennine hannonic sequence infomlation requires no change to CHART itself, as this 
already computes hannonic phase. and can compensate for non unifonn magnitude and phase 
responses of Cfs and VTs. Instead it involves using CHART to detennine frequency responses of 
Cfs and VTs used for hannonic measurements. It is planned to use the Elcctircal and Electronic 
Engineering Departments High Voltage Laboratory in conjunction with CHART to perfonn tests at 
220 kV on VTs to detennine the response characteristics of standard CVTs installed in switchyards 
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throughout the country. If the responses of these are known, it would be possible to compensate 
for them and thereby avoid the need to install special hamlOnic measurement CVTs for hannonic 
measurements. This seemingly straight forward experiment will be difficult to perform in practice, 
as it requires a high voltage hannonic source. This is because CVTs are voltage dependent as well 
as frequency dependent due to the effect of nonlinearities of the magnetic core on their output 
transfonner [Bradley el al., 1985b]. 
Although CHART was designed primarily for hannonic measurements, its has numerous other 
potential applications because it is essentially a data acquisition and processing system. It has 
the ability to make simultaneous time referenced measurements at remote locations on a network, 
which can allow the estimation of the state of the network at other locations. Using CHART, 
on-line decisions on changes of generation and loading on a network can also be made. An 
application of CHART that is under investigation is Expert SupelVision of Convertor Operation 
in Real Time (ESCORT). This is the sUlVeillance of the ac and dc side of an HV dc convertor for 
on-line control of its firing angle to minimize hannonic levels. 
One of the key features of the CHART system is its processing capability enabling on-line 
monitoring of hannonic levels to reduce the data required for storage. However much effort is 
still required in this area, as the scope using CHART is very wide. A typical example of an on-line 
analysis method to be implemented is one that perfonns the following functions: 
• Stores a 'snapshot' set of hannonic levels for each channel once every T minutes, where 
T is predefined. To ensure that hannonic levels can be compared between channels, they 
must correspond in time. Hence the particular cycle to store will be detennined by the cycle 
number counter discussed in Section 5.2.2.3. The reason for storing this snapshot is to give 
an indication of background hannonic levels. 
• Every hannonic for each channel is monitored, and if anyone changes by a certain amount, 
a number of cycles prior to and following the change are stored. All channels are instructed 
to store the same cycles if this occurs. 
• Every hannonic for each channel is monitored, and if anyone exceeds a threshold of a limit 
(obtained from standards), a number of cycles prior to, during, and after the event are stored. 
All channels are instructed to store the same cycles in this event. 
Work on an antenna for detecting fault wave fronts on a dc transmission line, and work on the 
CHART real time clock, is almost complete. This will extend CHARTs functions from hannonic 
monitoring to fault location monitoring of HVdc lines [Oewe el al., 1992]. 

Chapter 9 
EPILOGUE 
In the intervening time between submitting this thesis in December 1992 and receiving the 
examiners' reports in February 1993, the networking software for the CHART II 486/133SE 
computer arrived. As discussed in Chapter 5, the production of this software was delayed, meaning 
that the Ethernet link between the PC workstations and the 486/133SE Multibus II computer could 
not be commissioned. The networking software has now been successfully installed and configured 
into the iRMXIII.1.3 operating system running on the 486 computer. Standard packages such as 
FrP (File Transfer Protocol) and TELNET (a network tenllinal emulator) are now available on 
the CHART II MulLibus II system, opening it up to the other networked computing facilities. 
The Ethernet link software to the workstation PCs has also been written using this networking 
software, and has lead to an enormous improvement in the CHART II instruments user interface 
and display capabilities. 
There remains a lot of work to be done in rigorously evaluating the systems performance. 
Work on this has already begun by measuring the performance of the ADCs in the data acquisition 
stages of CHART. Once a reliable measurement scheme is devised, their performance will be 
optimized. The numerical errors introduced during hanllonic computation by the fixed point 
DSPs must be analyzed. This will give an indication of the lowest possible harmonic levels that 
can be measured in the presence of the fundamental component. 
On-going development of the CHART instrument is likely to involve moving the DSPs and 
their host processors out into the RDCMs. This would demand higher power supply ratings from 
each RDCM, although as the bulk of an RDCM is power supply, this should not present a major 
problem. The advantage in doing this is it eliminates the need for the expensive DAPMs with 
Multibus II interfaces. These would be replaced by one Multibus II processor card developed 
to collect data from all RDCMs. The complete system may even be moved to a PC platform, 
eliminating the need for Multibus II all together. Obvious problems with moving the DSPs out to 
the RDCMs are: the control of the DSPs, executable down-loading to them, and time stamping of 
their processed data. Nevertheless the advantages of the new architecture provide the motivation 
for solving these problems. A move to Hoating point DSPs should also be considered given the 
hardware experience gained from the CHART II exercise. 
Appendix A 
COLLECTED PAPERS ON THE CHART SYSTEM. 
This appendix contains copies of all papers and reports written regarding the CHART system. The 
most recent papers are listed first. 
Appendix A.l was written in Janu(l,ry 1993 for presentation at the 1993 IEEE Power En-
gineering Society (PES) Summer Power Meeting, and for publication in the PES Transactions. 
Unfortunately the usual deadline of the end of January 1993 for this meeting was brought forward, 
without the Author's knowledge, to the end of December 1992. The paper has now been sub-
mitted for presentation at the 1994 PES Winter Power Meeting, and for publication in the IEEE 
Transactions. This appendix relates to Chapter 7 of this Thesis. 
Appendix A.2 relates to Chapter 6 or this thesis and was written during January and February 
of 1992. It was presented by Mr. M.B. Dewe at the September 1992 ICHPS V conference in 
Atlanta, USA, and has been refereed and accepted for publication in the IEEE Transactions. 
Appendices A.3 and A.5 relate to Chapter 5. Appendix A.3 was presented at the July 1992 
PES Summer Power Meeting in Seattle, USA, and has been refereed and accepted for publication 
in the IEEE transactions. Appendix A.5 was written in August 1991, and was presented by Mr. 
M.B. Dewe at the February 1992 PES Winter Power Meeting in New York, USA. It has been 
refereed and published in the October 1992 IEEE Transactions on Power Delivery. 
Appendices A.4 and A.7 relate to Chapter 4 of this thesis. Appendix A.7 was written during 
July and August of 1990 after the July 1990 Field trials with the CHART I system at the Islington 
Substation. These tests were performed in conjunction with Neil McKenzie of Design Power New 
Zealand. The report highlights some of the practicle issues and limitations involved in making 
measurements with the CHART I system. Appendix A.4 was written during September 1991 
and was published in the proceedings o~ the Annual Conference of the Institute of Professional 
Engineers New Zealand (lPENZ), Sepember, 1992, in Christshurch, New Zealand. It was 
Presented by the Author. 
Appendices A.6, A.8, A.9, and A.tO relate to Chapter 3 of this thesis. Appendix A.6 was 
written during June of 1990 and won the award of an 'all expenses paid' trip for the presenter 
to the September 1990 iRUG conference in SI. Louis, Missouri, USA. It was presented by the 
author and has been published in the proceedings of the 1990 iRUG conference. Appendix A.8 
was written during January and February of 1990 for publication in the proceedings of the October 
1990 ICHPS IV conference, in Budap,:st, Hungary. It was presented by Mr. M.B. Dewe. 
Appendices A.9 and A. 10 were written during May 1989 and were published in the proceedings 
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of the 26th National Electronics Conference (NELCON), in Wellington, September 1989. They 
were presented by their respective authors. 
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A.1 Harmonic Measurements made on the NZ HVdc Link 
HARMONIC MEASUREMENTS MADE ON THE UPGRADED NEW ZEALAND 
INTER-IsLAND HYDe TRANSMISSION SYSTEM 
A.J.V. Miller 
Member 
M .13. Dewe 
Senior Member 
University of Canterbury 
Christchur,:h. New Zealand 
Abstract - This paper introduces the recent upgrade Benmore terminal of the HVdc link is illustrated In Fig-
to the New Zealand inter-island HVdc transmission sy!;- ure 2. 
tern. It then details the procedure of one of several tests 
conducted to measure harmonic levels created by the up-
graded transmission system. Harmonic levels were mea- I 
sured using the CHA RT (Continuous Harmonic Analyss 
in Real-Time) harmonic monitoring instrumentation. The 
connection of CH A RT to the high voltage network and its 
configuration during the test is discussed. A sample of re-
sults gathered while monitoring are presented, including 
characteristic harmonics of the converter, and maximum 
voltage and current levels up to the 50th harmonic for each 
of the three a.c. phases. During the tests one of the two 
a.c. harmonic filters was switched out to observe its effect 
on harmonic levels. [t was found that with both a.c. har-
monic filters operating, most harmonic levels were lower 
than with only one filter operating. However some har-
monic levels, namely the 4th harmonic, were larger wit h 
both filters operating. The paper is concluded with a di,-
cussion of the results and of the difficulties encountered in 
measuring harmonics of very low level. 
INTRODUCTION 
The New Zealand inter-island H V dc transmission system 
reported in [I] and shown in Figure I has recently been up-
graded from 600MW to 1240MW. The upgrade involved 
connecting the existing two poles in parallel to form olle 
12 pulse pole and adding a new 12 pulse thyristor COI1-
verter pole with its associated converter transformer ar,d 
a.c. harmonic filters. The upgraded configuration at the 
DC lint- - --
Figure I: The New Zealand (N Z) inter-island II V dc trans-
mission system between Benmore and Haywards. 
As part of the commissioning tests on the upgraded 
H Vdc link, the harmonics generated by it and fed back 
into the a.c. system were required to be measured to verify 
the effectiveness of the new a.c. harmonic filters. The new 
pole has two identical a.c. harmonic filters, each having 
one section tuned to the 11th and 13th harmonics, and a 
high pass at the 24th harmonic. A number of tests were 
carried out at each end of the link, including operating 
only the new pole (pole 2) at both full and reduced voltage, 
and bipole tests. This paper discusses a test made on the 
new pole operating at its full voltage, and measurements 
made at the Benmore end of the link. 
A prototype unit of the CHART (Continuous Har-
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Figure 2: The Benmore terminal of the upgraded HVdc 
transmission system. 
monic Analysis in Real-Time) system described in [21 
was used to measure harmonic levels throughout the 
tests together with Design Power New Zealand's harmonic 
monitoring instrumentation. Design Power New Zealand 
(DPNZ) is a subsidiary of the New Zealand Electricity 
Corporation (ECNZ) and offers a consulting service to 
other ECNZ subsidiaries - in this case Transpower New 
Zealand (TPNZ) who manage the New Zealand national 
grid. DPNZ's instrumentation comprises three NOWA 1 
harmonic monitors connected to a PC. TPNZ contracted 
o PNZ to make the measurements and requested that mea-
surements also be made using a prototype of the eH A RT 
system as an exercise in proving CHARTs ability as a 
monitor. The parameters required by Transpower from 
the tests were Total Harmonic Distortion (TElD) and indi-
vidual harmonic magnitudes for both current and voltage. 
The procedure of the test carried out is discussed, in-
cluding the connection of CHART to the High Voltage 
(HV) network, and CHARTs configuration throughout the 
test. A number of results from CHART are then presented 
giving an indication of what results CHART can provide, 
and of the harmonic performance of the converter under 
various operating conditions, followed by a discussion of 
the resu Its and of the test. The paper is concluded by 
pointing out the achievements of the tests and the diffi-
culties involved ill making harmonic measurements. 
PROCEDURE 
The Harmonic Test on the New Converter 
The purpose of this test was to examine the effectiveness 
of the a.c. harmonic filters at various loads transferred 011 
the dc transmission system with only the new pole oper-
ating and the ground used as a return path for dc current. 
The converter operating as a rectifier was ramped from 
minimum power to full power and back down in stages 
as shown in Figure 3, with one of the two filter banks 
switched out at full power to observe its effect. 
The test procedure was dictated by DPNZ and was 
based on the capabilities of their equipment. Their main 
requirement was that at each stage in the test the power 
level be held constant for at least 15 minutes. This was 
to allow their instrumentation to make a sufficient num-
ber of readings at each power level. In addition to this 
they required the tests to be extended when 350 M W was 
reached during ramping up to enable them to decrease 
the Current Transformer (CT) burden resistors discussed 
in the next section, and to increase them when ramping 
down. The reason for doing this was to avoid saturating 
the analog input of their equipment. 
800 
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Figu re 3: Pole 2 power profile for the test. 
Harmonic currents injected into the 220 kV system at 
Benmore by the new pole of the converter were found 
by connecting harmonic monitoring instrumentation to 
CT418 of Figure 4. The connection of CHART to these 
transducers is discussed in the following section. 
Throughout this test, pole I and its harmonic filters 
were left off to minimize background harmonic levels. 
CHARTs Connection to the HV Network 
The instrumentation windings of conventional metering 
CTs, which are part of existing installed equipment, were 
used to measure the current in each phase flowing into the 
converter. The secondary windings of these transformers 
were terminated in 15!1 burden resistors, which are part 
of DPNZ's harmonic monitoring equipment, as illustrated 
in Figure 5(a). 
CHART Remote data conversion modules were used 
to convert the voltage across the resistor illustrated in 
Figure 5(a) to digital samples which were transmitted to 
the CH A RT parallel processing unit by fibre optic cables, 
discussed in [2]. 
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Although the CHART instrument has the ability to 
compensate for non uniform CT magnitude and phase 
frequency responses, no compensation for computed har .. 
monic currents was made, as no data regarding the CTB 
used was available. The assumption that the CT fre· 
quency response is uniform is however valid for all fre·· 
quencies below 5KHz [3]. 
Measurement of the 220 kV bus harmonic voltage us .. 
ing conventional VTs is highly inaccurate, as these havl! 
resonant points in the frequency range of interest [3]. AI· 
though research into the determination of VT frequency 
response characteristics has been carried out [4]. no com· 
plete data of VT responses was available, making it impos, 
sible to compensate computed harmonic voltages for the 
transducer characteristics. TPNZ own a set of three har· 
monic measurement Capacitor VTs (CVTs) for use ill har· 
monic voltage measurements of 220kV and llOkV three 
phase power systems. These have uniform magnitude fre· 
quency responses in the harmonic analysis band up to th/! 
50th harmonie, and were in.talled on t.he 220 kV bue es, 
pecially for the tests. CHART was connected to these as 
shown in Figure 5(b). The harmonic measurement CVTs 
have a 2000:1 ratio, giving a nominal output of II0Vrms 
phase-to-phase from the 220 kV bus bar. 
The Configuration of CHART 
To monitor 3 phase current and vol tagp. , 3 two channel 
processing modules (DAPMs, discus.c;ed in [21) were used, 
with each DAPM used to monitor one voltage channel and 
one current channel. 
Processing of acquired data is discussed in [51. and es-
sentially consists of a digital antialiasing filter followed 
by a Fast Fourier Transform (F FT) to find the Discrete 
Fourier Transform (OFT) of the sampled data. The sam· 
piing rate and FFT record length were arranged so that 
the FFT output corresponded to the fundamental and har-
monics of this. The FFT output was transformed from 
complex Cartesian rorm to polar coordinates, giving the 
magnitude and phase of each harmonic. 
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Figure 6: Data flow and proc('ssing performed during the 
harmonic tests. 
E:ach DAPM was configured to monitor the fundamen-
tal component of its current channel over a period of to 
seconds. At the peak fundamental current in this int('r· 
val, harmonics of both current and voltage were stored, 
along with the original time domain signals. This data 
was then forwarded to a (',cntral computer where it was 
time stamped and stored. Current was mOllitored instead 
of voltage, as it varip.s continuously over a wide range, 
whereas voltage varies only slightly. Data Ilow and pro-
cessing in the system for the harmonic tests is illustrated 
in Figure 6. It should be noted that the CHART system 
can be configured to any desired monitoring/storage algo-
rithms. The particular configuration used here was cho· 
sen to luit the test procedure which required 1\ number or 
readings to be taken at eac.h power level. 
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A display workstation was connected to the central 
computer during the tests to enable the display of har-
monic levels and time domain signals for each channel. 
RESULTS 
Figures 7 and 8 show a sample of RED phase voltage and 
current harmonics measured during the test. The funda-
mental current is shown to enable a comparison between it 
and the current harmonic levels. and the points at which 
the CT resistors were changed are marked, together with 
filter switchings. All voltages are shown as a percentage of 
the fundamental voltage. Figures 9 and 10 illustrate the 
maximum voltage and current harmonic levels recorded 
during the test for all three phases up to the 50th har-
monic. 
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DISCUSSION 
Discussion of Results 
With reference to the results of Figures 7 and 8, the fol-
lowing cornments are made: 
J. The figures show tllat the II th and 13th harmonics 
for both voltage and current are lower with the sec-
ond harmonic filter bank, F4, switched in. This is to 
be expected, as the filter banks are tuned to these 
two harmonics. 
2. While the CT resistors were changed, the harmonic 
levels decreased. This is because the converter was 
stopped to change the resistors, which in turn en-
sured a minimal current flow through the line moni-
tored by CT418 - a safety precaution in case the CT 
was accidentally open circuited while changing the 
resistors. 
3. The 4th harmonic is shown to illustrate that it 
is higher when the second harmonic filter, F4, is 
switched in. This is an indication of a possible har-
monic resonance which moves to the 4th harmonic 
when the second filter is switched in. The existence 
of the 4th harmonic indicates an asymmetry between 
phases in the firing of the thyristors. 
Unfortunately it was not possible to make background 
readings of current harmonic levels before and after the 
test. The connection to the CTs was controlled by DPNZ 
who only allowed the connection of their burden resistors 
during the test. The whole manner in which the tests were 
carried out was dictated by the requirements of DPNZs 
harmonic monitoring equipment. From the viewpoint of 
the CHA RT system and TPNZ, the tests were basically a 
'proving' exercise. 
Difficulties Encountered 
The DPNZ requirement to change the CT resistors twice 
during the test was considered an impediment to the test 
now. As pointed out previously and illustrated in Fig-
ures 7 and 8, the converter had to be stopped to allow 
this, causing a discrepancy in harmonic levels before and 
after the change. The CHA RT instrument does not re-
quire this change as it is set up to match the CT, its bur-
den resistor, and maximum expected line current before 
monitoring, thereby avoiding interruption during a test. 
Accurate monitoring of harmonic voltage and current 
is a difficult task requiring precise data acquisition in an 
electrically noisy environment. The CHA RT instrument 
overcomes this difficulty by converting analog signals to 
digital almost at their source (next to the CTs and VTs) 
by independent battery powered converter modules (RD-
CMs), connected to the CHART processing system by fi-
bre optic links. The actual connection to CTs and VTs is 
controlled by TPNZ who will only allow approved equip-
ment to be directly connected, to avoid for instance the 
accidental open circuiting of a CT. It was therefore neces-
sary to connect the CII A RT instrument to the output of 
approved DPNZ signal conditioning equipment, which was 
another possible source of noise to the ell A itT system. 
CIIART uses 16 bit Analog to Digital converters 
(ADCs) to minirnize quantization noise produced during 
analog to digital conversion. The full advantage of this 
is only obtained if the analog signals to be acquired have 
the full dynamic range of the ADC input. This was sim-
ple enough to arrange for voltage which only varies slightly 
about a nominal value. However for the duration of the 
test current was varied over the full dynamic range of 
the A DCs, meaning that the low level signals were sig-
nificantly affected by external noise sources stich as elec-
tromagnetic induction in leads from transducers, quan-
tization noise, and round off errors from finite precision 
arithmetic. 
When harmonic levels are significantly lower than tile 
fundamental component, as in the case of this test where 
they were less than 1% of the fundamental's level, it is 
important to maximize the dynamic range of the A DC. 
As explained previously, this is impossible to achieve for 
current signals throughout the normal range of operating 
conditions. It is therefore essential that the A DCs be very 
high quality, having a very good signal to noise ratio and 
that the connection to CTs be carefully shielded, and ide-
ally as direct as possible. Sources of noise in harmonics 
are set out below: 
• Electromagnetically and Electrostatically induced 
nOise. 
• Quantization during analog to digital conversion. 
• Round off errors from finite precision arithmetic. 
• Non uniform frequency responses of CTs and VTs 
used to measure line current and bus voltage. 
• Spectral leakage from the FFT. 
• Aliasing errors introduced by sampling. 
It was anticipated that harmonic phase would be able 
to be used to compute such quantities such as harmonic 
impedance and power, and to find the sequences of har-
monics by comparing phase between the three phases of 
the power system. Although possible in principle, this is 
difficult to achieve in practice due to significant phase dis-
tortion as a result of very low level harmonics amongst 
noise in the current signals. This phase distortion is at 
present under investigation. If current had been mea-
sured between the converter and its a.c. filters (shown in 
Figure 4), harmonic current magnitudes would have been 
higher, facilitating more accurate measurements of phase. 
The purpose of the tests was however to examine the ef-
fectiveness of the a.c. filters, and the point of connection 
for harmonic monitoring instrumentation was dictated by 
TPNZ requirements, together with the permission to con-
nect to their equipment. 
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CONCLUSION 
The primary purpose or this test has beell to provide 
Trallspower NZ with inrormation relatillg to the perror-
mance or the a.r. harmonic filters on the new pole or the 
Benmore terminal or their HVdc transmission system. It 
has also been beneficial as an exercise in which to test a 
prototype of the CHART system in a real situation. The 
test proved very demanding, requiring accurate measure-
ment or current signals varying in amplitude over a wide 
range (rrom very low levels to high levels). The signals 
were acquired rrom transducers located in the very noisy 
environment or an £IV switchyard. As a result or this test 
it was round that measurement or harmonic phase angle or 
low level signals is not straight rorward in a real situation. 
Error in harmonic phase angle measurement is currently 
under investigation. 
To reduce errors introduced during data acquisition, 
care must. be taken to maximize the dynamic range or 
ADCs. This is not possible ror current which, as in this 
test, may vary over a wide range. In this case it is impor-
tant to use high quality A DCs with high signal to noise 
ratios and to take care in running leads in the switch yard. 
Ideally tests should avoid reducing currents to such low 
levels, as the harmonic quantities that are being measured 
are generally at low levels to begin with. 
Future measurements made with CHA RT will be made 
by connecting to transducers closer to the converter, where 
harmonic currents will be larger, with more emphasis on 
harmonic phase, as well as using CHA RTs precise time 
stamping ability to make measurements at remote loca-
tions on a network and enable their comparison. Fault 
location on a network will also be investigated. 
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Abstract - The concepts of filtering and sampling 
power system voltage and current signals for har-
monic analysis using the fast Fourier transform (FFT) 
algorithm are introduced. The application of a multi-
rate digital signal processing technique for harmonic 
analysis is then discussed and the design of a polyphase 
decimation finite impulse response (FIR) filter, for 
use as an anti-aliasing filter in oversampling appli-
cations, is covered. The implementation of this fil-
ter in conjunction with an FFT by a digital signal 
processor is described, and results of timing tests on 
the algorithms are presented. The instrument used 
to implement these techniques is CHART - an ad-
vanced data acquisition and parallel processing sys-
tem aimed specifically at continuous real-time power 
system signal monitoring. 
INTRODUCTION 
The CHART project is concerned with finding the 
harmonic levels of as many as 32 power system volt-
age or current signals on a cycle-by-cycle basis con-
tinually in real-time. Hence the acronym CHART -
Continuous Harmonic Analysis in Real-Time [1]. 
Traditionally the CHART harmonic monitor has sam· 
pled voltage and current signals at the lowest rate 
possible to resolve up to the 50th harmonic. This 
has the advantage that the system does not have to 
cope with much data, as it is at a low rate_ It also en-
ables slower and therefore relatively inexpensive ana-
log to digital convertors (AOCs) to be used for data 
acquisition. However harmonic levels are computed 
using the fast Fourier transform (FFT) to find the 
discrete Fourier transform (OFT), which can be ef-
ficiently implemented using digital signal processors 
(OSPs). 
In order to increase the number of channels of the 
CHART system to greater than 30, a two channel 
Multibus II based OSP board was developed [1]. A 
typical system consists of four or more of these boards, 
which can be easily added to increase a systems po-
tential by adding processing capability at the same 
time as ~extra channels. An additional advantage of 
using OSPs is that many different harmonic analysis 
algorithms can be tested, as the system is designed 
to allow simple loading of executables into a OSPs 
program RAM [1J. This paper describes a multirate 
OSP technique implemented using CHARTs OSPs 
to measure voltage and current harmonic levels. The 
approach taken is to oversample power system sig-
nals, thereby reducing the complexity of front end 
anti-aliasing filters. This was made possible with the 
advent of faster AOCs - a spin off from digital au-
dio research. The more stringent anti-aliasing filter 
required before the FFT is realized by the OSPs in 
the form of a finite impulse response (FIR) filter. 
The output from this filter is decimated to reduce 
the sampling rate for the FFT, which is als~ imple-
mented by the OSP. This technique was used as it 
made full use of the processing capability offered by 
the OSPs leading to a significant reduction in data 
acquisition hardware complexity. 
The paper begins by introducing some important 
sampling concepts and discusses sampling for the 
FFT. It then describes the multirate OSP technique 
employed by CHART, including the anti-aliasing FIR 
filter design and its structural manipulation for com-
putational efficiency. It concludes by discussing the 
FFT implementation, data flow through the system, 
and results of timing tests on the various algorithms 
implemented on the OSPs. 
DATA AC UISITION 
The approach adopted in the determination of volt-
age and current harmonic levels using the CHA RT 
instrument is one of digital signal processing. This 
requires that voltage and current waveforms be rep-
resented by a set of digital samples of discrete mag-
nitudes, taken at discrete instants in time. The sam-
pling process is accomplished by multiplying the volt-
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age or current waveforlll, represented by h(l) 111 fi~ 
ure l(a). by the sampling fUllction .soU)' illustrated 
in figure l(b). This results ill a signal 
oc 
il(l) = L h(kT)6(t /,:1') (I) 
.~ -00 
which is a set of uniformly spaced samples, T seconds 
apart, illustrated in figure l(c), The sampling period 
is defined as T and the sampling rate as 
(2) 
For a unique correspondence between the continuous 
function h(t) and its samples h(t). the sampling pe-
riod T must be chosen to satisfy the requirements of 
the Nyquist sampling theorem [2) which essentially 
states that the signal h(t) must be band-limited to 
fo and that 
I. > 2/" (3) 
This is illustrated in figure l(c) which depicts the 
Fourier transform of the sampled signaL If this con-
dition is not met, the spectrum centred at I. will 
interfere with that at 0, distorting the sampled sig-
nal, an effect known as aliasing, 
In practice it is impossible to completely band-limit a 
signal, a problem circumvented by low pass filtering 
the signal before sampling, and sampling at such a 
rate that aliasing is negligible, The level below which 
aliasing is negligible is the signal noise floor, deter-
mined predominantly by quantization noise, discussed 
in the following section, 
hIll 
RepreSenLalive Signal 
&JI) 
Represenlalivo SpeC1rum 
Ibl 
figure 1: Sampling of a signal. 
The sampled sign;d Illust be quantized to a. number 
of discrete magnitudes for it to be represented by a 
finite word length machine, Quantization is usually 
performed during a.nalog to digital conversion, and 
creates a quantization noise voltage. The approx.i-
mate theoretical RMS signal to quantization noise 
ratio of an N-bit ADC for a rull-scale sinewave input 
is given by [3] 
5N R(dB) = 6,02N + 1.76, (4) 
This provides a noise level below which aliasing is 
negligible, as the aliased signal will not be resolved 
by the convertor, giving an indication of the filter re-
sponse required to avoid noticable aliasing. 
This filter response is depicted in figure 2, with the 
aliased response shown dotted about I" The filter 
has a roll-off from the cut-off frequency Ie to Ie. which 
is sufficiently steep to ensure an attenuation of A dB 
at fa when I. ::= 2/0' This assumes that the signal 
being sampled may contain frequency components of 
full power beyond the cut-off frequency. Such a strin-
gent filter may not be required for real signals. 
i Allenuation (dB) 
o !f--------,. ----_ .. _--,. 
I: 
.1\ ................... , 
o Ie la ,,1512 Is-Ie Is 
Figure 2: Anti-aliasing filter response, 
It is an approximation to apply equation 4 to the sig-
nals measured on a power system which may be dis--
torted from an ideal sinewave, It does however give 
an indication of the attenuation required to avoid 
aliasing and this equation has been used in this ap-
plication, 
Sampling for the FFT 
The sampled signal h(t) of equation 1 must be trun-
cated to a finite number of samples for machine com-
putation. This is achieved by multiplying the sam-
pling signal illustrated in figure 3(a) by the rectan-
gular truncation function of figure 3(b) to yield the 
finite sequence of N samples illustrated in figure 3(c). 
A.2 MULTI-RATE DSP TECHNIQUES USED IN HA{MONIC MEASUREMENT 137 
1\ Slllcwavc is used to illustrate this process in both 
LlI(~ ~irnc and frequency domains. 
The fourier transform of the rectangular truncation 
[unction is the sin! /! function, also illustrated in 
figure 3( b). The Fourier transform of the sampled 
truncated signal or figure 3(c) is obtained by con-
volving the sampled signals Fourier transform with 
the sini j 1 function of figure 3(b). (f the periodic 
signal h(t) is represented by a Fourier series expan-
sion and is band limited to N harmonics, the sampled 
truncated signals Fourier transform becomes 
}{I(!) = ToI, tan sin('lrTo[I - nIo]) (5) 
n=O 'KTo[/- n/o] 
where an are the complex coefficients of the Fourier 
series, and 10 is the fundamental frequency of the 
periodic signal h(t). The derivation of this is given 
in appendix A. Figure 4(a) depicts H'(J), which is 
essentially the summation of sini/ I functions cen-
tred on each harmonic frequency. The width of the 
sin 1 j 1 functions is dependent on the truncation in-
terval width of figure 3(b). If the truncation interval 
is equal to an integer multiple of the period of h(t) 
(that is To = nj 10, where n is an integer) the sini/ 1 
runction centred on each harmonic will be maximum 
at the harmonic frequency and zero at all adjacent 
harmonics. 
When the truncation interval is not equal to an in-
teger multiple of the fundamental period ( Tolo 1= n, 
where n is an integer), then the sini / 1 function at 
each harmonic will interfere with adjacent harmonics 
- an effect known as spectral leakage [4]. The inter-
ference of an harmonic adjacent to another is given 
by 
(6) 
where 10 is the fundamental frequency and To is the 
truncation interval length. The derivation of this 
equation is given in Appendix B. 
If a voltage or current signal is sampled at a con-
stant frequency 1, such that the truncation inter-
val corresponds to exactly one period of the 50Hz 
or 60Hz fundamental frequency, no interference from 
adjacent harmonics will occur. However, fluctua-
tions in the fundamental frequency will effectively 
change the truncation interval, causing spectral leak-
age. The attenuation of adjacent harmonics is shown 
in figure 4(b) for a nominal 50Hz fundamental. New 
Zealand legislation requires that this attenuation be 
greater tlfan 40dB [5]. It also states that harmonic 
voltage and current measurements shall be made when 
the system frequency is within 0.5 percent above or 
below the standard of 50Hz. Evaluating the attenu-
ation for the two limits of 49. 75Hz and 50. 25Hz gives 
46dB attenuation at each limit. Hence it is feasi-
ble to sample at a constant frequency for harmonic 
htl)=h(1) "'(11 
\a II f"·""'I',!" 
-"-u...,..TTTTTTJ..L.t.J...J...,.,::r;:,....~I-:.F~e-( .........J.-:-, L--_.-", '-!:o .... , --'-,-'-----, 
Tlanslorm T To To T 
(a) 
_____ ~_._(I)--~_.~------~~+IX~(I-)l---~., 
I . tOt 
Ib) 
1i(I)=h(')lI:,I'~.(') 
(e) 
Figure J: Truncation of a periodic signal and the resultant 
Fourier transform. 
monitoring to comply with New Zealand legislation. 
However, the CHART harmonic monitor is equipped 
with a device [6] that produces a sampling signal of 
frequency 1, that is locked to the fundamental fre-
quency 10 such that IoTo is very close to unity, en-
abling CHART to monitor harmonics when the sys-
tem frequency is well outside the limits set by New 
Zealand legislation. Because spectral leakage is re-
duced by sampling coherently with the fundamental, 
windowing of the time domain data prior to FIT 
computation is not necessary. 
The FFT algorithm [4] is used to efficiently compute 
the DFT of voltage and current signals, and as dis-
cussed previously, the transform is computed over 
exactly one cycle of the fundamental. In this way, 
the system works on a cycle-by-cycle basis, treating 
each cycle separately, and producing harmonic re-
sults for each cycle. Harmonics up to the 50th are 
required, and in order to realise this, as well as satis-
fying the sampling theorem, the sampling frequency 
must satisfy the relation 
1, > 2 X 5010 (7) 
where 10 is the fundamental frequency. This corre-
sponds to exactly 100 samples per cycle. The FFT 
algorithm requires a record length of N = 2" sam-
ples, where "y is an integer [4]. The lowest value of N 
satisfying equation 7 is 128, meaning that 128 point 
FFTs are required to resolve up to the 50111 harmonic, 
giving a required sampling frequency of 12810 and 
128 samples per cycle of the fundamentaL 
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Figure 4: (a) Tbe spectrum resulting from the rectangular win· 
dowing of a sampled signal. (b) Tbe attenuation of an harmonic 
at an adjacent barmonic wben tbe rectangular window is exactly 
equal to the period of tbe nominal 50Hz system frequency, but 
with tbe system frequency changing around the nominal 50Hz. 
ANTI-ALIASING FILTERING 
Sampling at a frequency of 128/0 - which is equiva-
lent to 2.56/50, where 150 is the frequency of the 50th 
harmonic - leaves a band between 150 and 1,/2 of un-
wanted harmonics in the FFT results, illustrated in 
figure 5(a). Because these results are not required, 
it does not matter if they are distorted by an anti-
aliasing filter and by aliasing. Hence this band is 
used to implement an anti-aliasing filter with a roll-
off from Ic = 150 sufficiently steep to give 98dB atten-
uation at I. - Ic, illustrated in figure 5(b). Aliasing 
will occur in this band, but because harmonic analy-
sis is performed outside of it, it is of no consequence. 
The ADCs employed by CHART are 16 bit conver-
tors, giving a theoretical RMS signal to quantization 
noise ratio of 98dB using equation 4. 
The anti-aliasing filter required for the steep roll-off 
Jepicted in figure 5(b) can be realized by an ana-
;')g filter, but is not practical in the CHART system 
which has physically small stand-alone low power 
-lata conversion modules [1]. The reasons for this 
are listed below: 
• A passive analog filter requires much bulky cir· 
cuitry and can be very sensitive to component vari-
ation. 
• If built from active components its power consump· 
tion may be too high. 
• Switched capacitor filters also consume too much 
power, and may cause significant harmonic distor-
tion . 
• Considerable phase and magnitude distortion will 
occur in the vicinity of the cut-off frequency, distort-
ing important harmonic information. 
• Ideally the group delay of the anti-aliasing filter 
should be constant, so that all harmonics are delayed 
by the same amount. 
Magnitude 
... _ ...................... 1- ............ ..: 
Harmonics Band 01 1 
(DC. 1 st. 2nd. unwanted: 
'" .5Oth) hannonics1 
(51st· : 
63rd) 1 
150 Isl2 • Is·ISO 
1.281SO 
(a) 
Attenuation 
Transition band 
Is a I 
2.561SO 
o +--------------,... where aliasing,,:- - - - - - - - - -
occurs " : 
................................. .......... "7t: .... ~ 
Harmonic analysis! ,,: Alias 
band I "",," : 
o 
SOHz: 
60Hz: 
: " ;" 
Ie • ISO fsl2 - Is·le-
2.5KHz 3.2KHz 3.9KHz 
3KHz 3.84KHz 4.68KHz 
(b) 
IS _ I 
6.4KHz 
7.68KHz 
Figure 5: (a) Spectrum showing the band of unwanted harmonics 
resolved by tbe FFT. (b) The anti·aliasing filter response imple· 
mented inside this band. 
The CHART instrument realizes this filter specifica-
tion by using a digital FIR filter, implemented by 
each of its front-end DSPs, which are also used to 
find the FFT of each channel [1]. The analog volt-
age and current signals are sampled at a higher fre-
quency than that required to give 128 samples per 
cycle. This reduces the required roll-off slope of the 
anti-aliasing filter preceding the ADC (illustrated in 
figure 6(b)), making its design much simpler. It 
can also improve the effective SNR of the sampled 
signal if the signal bandwidth is held constant [7]. 
This is known as oversampling, and is illustrated in 
figure 6(a), with the required anti-aliasing filter re-
sponse preceding the convertor shown in figure 6(b). 
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Figure 6: (a) Oversampling of a signal with anti-aliasing filtering 
performed by a digital filter. (b) The required filter response of 
an anti-aliasing filter preceding an oversampling ADC. Details 
for 50Hz and 60Hz power systems are shown below for an over-
sampling factor of M = 8. 
The CHART instrument employs an oversampling 
rate of M = 8, resulting in a sampling frequency of 
1024/0 , This enables a simple 5 pole Butterworth 
filter to be used as the front end anti-aliasing fil-
ter. A 5 pole Butterworth filter was used as it has 
a tolerably good amplitude response and a near con-
stant group delay in the pass-band [8]. Due to its 
poor characteristics around the the cut-off frequencYt 
it was designed to have a cut-off slightly above the 
50th harmonic, minimising distortion to harmonics 
around the filter cut-off_ An oversampling rate of 8 
was settled on as a compromise between the analog 
filter being very simple (achieved with M large), and 
being able to perform a reasonable amount of com-
putation by the DSPs (achieved with M small). 
FIR filters have a number of features suited to this 
application. These are: 
• Linear phase. 
• Ea..c;y design and implementation. 
• They are always stable. 
Anti-aliasing FIR filter design 
As discussed previously, the sampled signal h(t) must 
be re-sampled at a lower rate for FFT computation. 
Because it may contain frequency components be-
yond the now lower Nyquist limit when re-sampling 
(or down converting), it must be band-limited by an 
anti-aliasing filter. This is performed on the digital 
samples using a FIR filter. The implementation of 
FIR filters using DSPs is well documented [9], and 
the DSP used in the CHART project has an archi-
tecture and instruction set that can implement the 
convolution equation 
N -I 
Y(7!) = L h(k)x(n - k) (K) 
" =0 
very emciently [10]. This is the direct-form structure 
of the time-invariant FIR filter depicted in figure 7. 
The frequency response of the filter required for anti· 
aliasing is depicted in figure 5(b). The filter co-
efficients, h(k), were found from this response by 
essentially taking its inverse Fourier transform and 
modifying the resulting truncated impulse response 
by a Hamming window to reduce the Gibbs phe-
nomenon [7]. The coefficients were then rounded 
for use in the 16 bit fixed point DSP [9J. The filter 
length was determined by two main factors, namely: 
the amount of processing time available on the DSP 
(the longer the filter the more processing is required), 
and how true the actual response is to be to the 
ideal response (the longer the filter, the better the 
response). The filter used in the CHART system has 
128 taps, which is a good compromise between pro-
cessing overhead and good response characteristics. 
Figure 8 shows the actual frequency magnitude re-
sponse of the anti-aliasing FIR filter. 
x(n) 
IN PUT 
(n) y 
OUTPUT 
z 
h(O) h(l) 
., 
z 
h(2) h 
·1 ., 
.! - - - - - - - .---+.-----, 
(3) h(N·2) h(N·1j 
-------- ...... -----' 
Figure 7: Direct fonn structure for a FIR digitalli.lter. 
For a 50Hz fundamental frequency, the sampling rate 
is 8 X 604KHz = 51.2KHz. To compute one .output 
from the FIR filter of equation 8 requires N multiply 
and accumulate instructions, leading to 51.2 x 128 = 
6.5 Million Instructions Per Second (MIPs) to imple-
ment the 128 tap filter. The DSPs used by CHART 
are capable of a maximum of 10 MIPs [10], and given 
that the 6.5 MIPs estimated to implement the 128 
tap filter does not include any overhead, it is likely 
that the processor will not be able to complete an 
FFT in real-time after collecting 128 outputs from 
the filter. It must however be noted that the FlR fil-
ter is followed by an 8-to-1 decimator , meaning that 
the filter output need only be computed every 8th 
sample, theoretically reducing the M[Ps required by 
the filter by a factor of 8 to less than 1 MIPs. Un-
fortunately this benefit is negated by the fact that 
the instruction set of the CHART DSP is arranged 
so that a multiply, accumulate, and shift is computed 
in one instruction, and although only every 8th sam-
ple requires a multiply and accumulate, all samples 
must be shifted in the filter shift register each time 
a new sample arrives - which happens at the higher 
sample rate. 
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FiglHe 8: 128-tap Anti-aliasing FIR filter response for a 50Hz 
fundamental. 
Clearly a more subtle approach is required to im-
p lement the filter efficiently. This approach involves 
breaking the filter up into a polyphase network, con-
sisting of M smaller filters which contribute to the 
filter output for different time slots, and can be un-
derstood in terms of the commutator model, illus-
trated in figure 9 [7]. 
1 x(m), sample rale Is 
~-
r-----;:=~ ~:=:;-~ 
IsiB 
x6(n) x7(n) 
Figure 9, Tbe commutator model for ao 8-to-l polyphase dec-
imator. Eacb of tbe polypbase filter. is a decimated version of 
lhe full filter impulse response h(k). 
The coefficients of the M-to-l polyphase decimator 
are 
Pp(n) == h(nM + p), (9) 
for p == 0,1,2, ... , M - I, and all n, where p de-
notes the pth polyphase filter. The commutator ef-
fectively takes M input samples of the signal x(m) 
and distributes them to the polyphase branches in 
the reverse sequence p == 7,6,5, ... , O. When each 
of the polyphase filters has received a new input, 
the polyphase filters are computed and their outputs 
summed to give a single output sample y(n). This 
means that for each input sample (at a rate of j,), 
only a 128/8 = 16 tap filter needs to be computed, 
leading tv ;)1.2 x 16 c:: 0.<') 1\'ll]>s, which is Significantly 
lower than the 6.S M II's required to implement the 
rull filter. There is however il slight overhead in the 
imrlcrnrntation of the pvlyphase filter, although the 
DS P is quite capable of completing the ITT in the 
remaining time. 
The FFT Implementation 
As has already been discussed, the voltage and cur-
rent signals are sampled coherently with the funda-
mental frequency, providing a finite set of samples in 
a form ready for analysis of spectral content by the 
DFT, using an FFT algorithm. They are also filtered 
sufficiently to ensure that alia.sing will not distort 
spectral information, and decimated to a rate high 
enough to resolve up to the 50th harmonic, but not 
so high that unnecessary computation is performed 
in taking the FFT. .~ 
The task of finding voltage and current harmonic lev-
els is consequently a straight forward implementation 
of the FFT on the DSPs. The most critical aspect is 
to ensure the integrity of the data as it flows through 
the system in real-time at multiple rates (illustrated 
in figure 10), and of the DSPs registers and accumu-
lator as it switches between the filtering task and the 
FFT task. 
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Voltage and current signals acquired from transduc-
ers are real valued, which has two main implications. 
Firstly, the Fourier transform of the signals will have 
an even real part and an odd imaginary part, and sec-
ondly, it allows the butterfly operations in the first 
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lwo stages of lhe FFT to be stream·lined by using 
only real arithmetic [9[. Algorithms do. exisl thaI 
implement an N point real foFT by. weaving the real 
input data into an N /2 complex Input array "II 
The OFT is therefore computed with an N /2 point 
FFT, although the only advantage of this is a sav· 
ing in memory space, as the butter8ies at each stag(: 
must be general complex ones, and the output must 
be decoded, leading to approximately the same pro 
cessing requirements. 
The CHART project uses a full 128 point comple): 
FFT to compute the OFT, setting the complex in· 
puts to zero before the transformation is started 
Computation is performed in place and in internal 
RAM to save memory and for extra speed POI. Be· 
cause the properties of the FFT output are known 
(due the input being real), only half the FFT out-
put is required. A radix-2 algorithm [4J is used, as 
the bit reversing required by this can be performed 
automatically by the CHART DSPs [10], and a deci· 
mation in time algorithm is used so that the input to 
the algorithm may be bit reversed, rather than the 
output. The complex FFT output is converted tc 
polar form, giving harmonic magnitude and phase. 
This required the implementation of a square root 
algorithm and ARCTAN algorithm on the DSP. 
Figure 10(a) illustrates the FIR filter task and the 
FFT task performed by each of CHARTs DSPs, and 
the data flow between them at multiple rates. The 
FIR filter decimates the oversampled input from 1024 
samples per SO/60Hz cycle to 128 samples per cycle .. 
Su bsequent FFT analysis on each set of 128 sample~; 
leads to a set of harmonics updated each cycle, giv. 
ing one of each of the 50 harmonics (magnitude and 
phase) per cycle. The FIR filter is an interrupt driven 
task, with an operation by one of its polyphase filters 
performed each time a new sample arrives from the 
ADC (via the DSPs serial port [1]). The FIR filter 
output is stored in one of the swinging buffers de-
picted in figure 10(b), leaving a buffer free for FFT 
analysis, thereby ensuring no loss of data between 
tasks. The FFT is performed on the data from the 
free buffer when the DSP is not in the FIR filter inter· 
rupt service routine, and its results (harmonics) are 
placed in a hardware first-in-first-out (FIFO) buffer 
for use by CHARTs main processor [1]. The deci-
mated time domain signal is a..lso placed in a FIFO 
for use by CHARTs main processor. A "buffer swing" 
is performed once each cycle. 
Each time an ADC sample arrives, the DSP must 
save its context from the FFT routine before servic· 
ing the sample and must restore the context before 
returning to the FFT. This adds a significant pro· 
cessing overhead to the DSP, as the ADC samples 
arrive at a high rate. Nevertheless, timing tests on 
tbe FIR filter and FFT operating independentlY and 
together indicate that the DSP is capable of imple-
menting them in real-time. When performing a full 
context save and restore, the FIR filter takes 10mS 
to filter 10201 samples and produce 128 ror the foFT. 
The foFT takes 2mS, including moving data from the 
swinging buffers into its in·place computation area 
(in the DSPs internal RAM), and moving the FFT 
results to the FIFO. The total time taken is there-
fore 12mS, corresponding to 72 percent of the avail-
able time for a 60Hz fundamental frequency, or 60 
percent for a 50Hz fundamental. 
CONCLUSION 
The principles of filtering and sampling power system 
voltage and current signals for harmonic analysis us-
ing the FFT have been establisbed, and their applica-
tion in a practical instrument (CHART) has been de-
scribed. The use of powerful digital signal processors 
in tbis instrument has enabled the implementation of 
multirate DSP techniques, leading to simplifications 
in data acquisition hardware, improved signal qual-
ity, and reduced computational requirements by the 
rest of the system. The multirate DSP techniques in-
volved the innovative design of a polyphase decima· 
tion anti-aliasing FIR filter, and the implementation 
of an FFT algorithm. 
The CHART instrument is a very flexible one, allow-
ing DSP software developed on a PC to be down-
loaded to the CHART DSPs with minimal effort. 
This enables other harmonic analysis techniques to 
be tested easily making the instrument a powerful 
research tool. The technique described in this paper 
is only one of many that could be used for harmonic 
analysis, although it was found to be a very success-
ful compromise between data acquisition hardware 
complexity and processing requirements. 
Immediate plans for the development of harmonic 
analysis software using CHART are to increase the 
FFT record length beyond 1 cycle to 2, 4, 8, and 16 
cycles, enabling the determination of inter-harmonic 
frequencies. The effect of averaging cycles will also be 
investigated. Other research activities with CHART 
involve its use in transient analysis, which requires 
sampling at even higher rates than those required 
for harmonic analysis, and using its DSPs to analyse 
transients on voltage and current waveforms. 
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APPENDIX A 
Consider . ( 'T' I) 
szn 7r.Lo 
H'(f) = H(I) • 60(1) • To 7rTol (10) 
which is the Fourier transform of the sampled and 
truncated signal h(t) of figure 3(c). 
Now if h(t) is periodic it can be represented br a 
Fourier series expansion, with Fourier transform given 
by the equation 
OCI 
H(I) = L a,,6(1 - n/o) (11) 
,,=0 
wbere a" are the complex Fourier series coefficients [4]. 
If h( t) is band-limited J this summation is over a fi-
nite number of harmonics from 0 to N (with the 
fundamental frequency equal to 10)' Substituting 
the fourier transform of tbe band limited signal H(f) 
ioto equation 10 yields 
N TQsin(7rTo/) 
H'(f) = Ifoa,,6(1 -n/a)l·lla(l). 7rTol (12) 
Now since h(t) is band·limited, if tbe Nyquist sam-
pling criteria of equation 3 is met (tbat is, if alias-
ing does not occur), tbe base band signal alone can 
be considered (since tbis contains all the information 
necessary to reconstruct h(t) ). 
Expanding out tbe convolution witb 6 0(1) yields a 
base band term and spectra repeated at integer mul. 
tiples or I" The base band term is 
H'(f) = I,[ Ea,,6(f - n/o)1. To'i~lI'J0f) (13) 
,,=0 7r 0 
Convolving these two terms yields 
H'(/) = 'T' / lOCI ~ 6( _ f )sinlll'To(l - v)ld 
.L a. "-" aft v n 0 'T' (I ) v 
-<>0,,=0 " .L 0 - V 
= T: I ~ sinI7rTo(f - nlo)l 
o • ;':oa" 7rTo(f - n/a) . 
APPENDIX B 
(14) 
The contribution of barmonic nl at harmonic nz is 
given by the evaluation or H~I(I) at I = nzlo. 
H' ( f) - To I sin(1rTo/o[nz - nal) (15) 
,,' "2 I) - a,,1 0 I 'T'I [ J 
".10 0 n2 - nl 
from equation 5 derived in appendix A. If To/o 'I- ", 
wbere " is an integer, H~I(n2/0) will be non zero at 
"2, with an attenuation given by 
sin(lI'To/o/nl - nd) 
= ----;To/oln2 - nd ( 16) 
Tbat is, tbe interference of a signal al harmonic nl 
00 barmonic n1 will bave an attenualion A. wbich is 
dependent on tbe separation of tbe two harmonics. 
but more importantly on how close To/o is to unity, 
or how close the truncation interval is to an integer 
multiple of tbe fundamental frequency. 
The attenuation for adjacent harmonics (where n 1 -
n2 = 1) in dB is given by 
A = 2010g,olsin~7/0\ 
11' 0 0 
( 17) 
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Abstract - An HVdc fault location schem.;! is 
described which. relies on very precise detection of the 
time of arrival of fault created surges at both ellds 
of the line. Such. detection is achieved by a very ac-
curate data acquisition and processing system c(,m-
bined with the time reference signals provided by a 
global positioning system receiver. Extensive digital 
simulation is carried out to detennine the voltage CLnd 
current waveforms, to identify the main sources of er-
ror and suggest possible compensation techniques. 
Keywords: HVdc, Fault Detection. 
INTRODUCTION 
HVdc transmission, like its ac counterpart, lJ.ses 
travelling-wave propagation times for the location of 
overhead line faults. 
Two alternative implementations are in current 
use. One is the reflectometry technique [1][8][9][11), 
which. measures the time difference between the ar-
rival of the first surge and its subsequent reflecti,ons 
at one end of the line. It requires no information 
from the far end of the line and therefore needs no 
communication link between them. 
This technique is attractive for its simplicity and 
low cost, but can not be relied upon for very accurate 
location under all possible fault conditions [9Ull]. 
A more reliable technique is based on the time 
difference in the arrival of the fault-generated wa.ve 
at each end of the line. Clearly the accuracy of this 
method depends on its ability to provide a common 
time reference at both ends of the line. 
92 SJ( .71-3 PWRD A paper raco_ended and approved 
by ~e IEEE Trans.is_ion and Distribution committee 
ot ~e IEEE Power En9ineerinq Society tor presenta-
tion at ~a IEEE/PES 1992 SUmmer Keetin;, Seattle. 
WI., July 12-16, 1992. Kanusc:ript sublaitted AUqust 
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In existing schemes, the problem is minimised 
by the provision of a dedicated microwave link to 
communicate the arrival of the surge at each end of 
the line [2]. This method provides immediate and 
accurate information, but it is expensive. Moreover. 
unlike fault detectio~ which needs fast on-line action, 
fault location requires no immediate action and can 
be achieved off-line, provided a reliable absolute time 
reference is used at both ends. The general availabil-
ity of the NAVSTAR GPS (Global-Positioning Sys-
tem) intersatellite receivers [3} provides a far more 
economical and accurate alternative to the microwave 
link and its application to off-line fault location is de-
scribed in this paper. The NAVSTAR global-positio-
ning system is a space based radio-navigation system 
developed by the U.S.Department of Defense, which 
also distributes precise time. 
The objectiVes of this paper are fourfold. Firstly 
to propose the principles of the new method. Sec-
ondly to describe an instrumentation system that is 
capable of meeting the exact timing and data acquisi-
tion requirements of the method. Thirdly to identify 
the error sources and provide guidelines for establish-
ing the limits of the key error contributions. Fourthly 
to describe the simulation studies used to investigate 
the error sources and the performance of the HV dc 
line and the instrumentation system under fault con-
ditions. 
FAULT LOCATION PRINCIPLE 
The proposed fault locator is based on the de-
tection of the arrival of the first wavefront surges 
(current and/or Voltage) at both ends of the link. 
A first-order recursive digital filter and a threshold 
comparator are used for the detection, as shown be-
low [I}: 
where, 
(1) 
(2) 
Zj measured quantity (current or Voltage) 
Xi estimated value 
k a smoothing constant 
4) 1992 IEEE 
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A line fault is indicated when the error ej, which is 
equivalent to a differentiator-smoother output, ex-
ceeds the threshold value. A careful comparison of 
the dynamic response of the link to line and system 
faults is required in each scheme to decide the thresh-
old levels to be used in such discrimination. 
Accepting for the time being the existence of a 
perfect common time reference at both ends and the 
unambiguous detection of a line fault, both subjects 
to be discussed in the following sections, the fault 
distance of a perfectly homogeneous transmission line 
is given by the equation: 
where, 
surge arrival time at the sending end 
surge arrival time at the receiving end 
total length of the line 
fault distance from the sending end 
travel time of the entire line 
(3) 
In practice, however, the geometrical and elec-
trical parameters in a long distance transmission line 
will vary considerably along the line and a straight 
application of the equation (3) will result in consid-
erable error as shown in the later sections. 
INSTRUMENTATION SYSTEM 
System Configuration and Operation 
The instrumentation system to be used to per-
form the measurements for the proposed fault loca-
tion technique is based on CHART (Continuous Har-
monic Analysis in Real Time) [4][10]. As the name 
implies, this system is primarily aimed at harmonic 
measurements. However, by appropriate modifica-
tions to the data acquisition and processing software, 
the system is ideally suited to transient measure-
ment. One of its main features is the inherent flexi-
bility provided by system architecture which readily 
enables continuous on-line analysis of the captured 
waveform information on a number of channels. 
Another key feature is the ability to accurately 
time stamp (to within a microsecond) the incoming 
data by means of a precision clock that is locked to 
the highly accurate GPS satellite timing signals. It 
is this time stamping accuracy that forms the basis 
of the fault location method. 
A simplified block schematic of the instrumen-
tation system as required at one end of a HV dc link 
is illustrated in Figure 1. The number of remote 
data conversion modules (RDCMs) can be chosen 
to suit the number of voltage and current transduc-
ers being maintained. Current and voltage signals 
from the current and voltage transducers are passed 
through signal conditioning circuits in the RDCMs of 
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Fig.1: The CHART Data Acquisition and Process-
ing System 
the CHART system. These modules digitise the data 
under the direct control of the data acquisition and 
processing (DAPM) modules and the digital sen.rices 
module (DSM). The DSM provides the synchronised 
sampling signals and the precision system time clock 
signals to the DAPM units. The precision time clock 
signals are locked to the GPS satellite time reference 
as discussed later. 
Communication between the RDCMs and their 
respective DAPMs is achieved by digital fibre optic 
links. The DAPMs relay the sampling signal to the 
RDCMs and control the serial data transfer from the 
RDCMs to their DAPMs. Time stamped packets of 
data are accumulated in rotating buffers within the 
DAPMs which also process the data to determine the 
arrival or otherwise of the fault wave front (the wave 
front detection algorithm). A positive fatilt arrival 
being detected will result in the transmission of the 
data packets containing this infonnation to the cen-
tral process control module. 
The data packets then either await the arrival 
of corresponding data from the CHART unit located 
at the other end of the HVdc link, so that the fault 
position can be calculated or they can be themselves 
transmitted to the remote unit for similar process-
ing. AlteIUatively data interchange can take place 
between both CHART systems enabling fault calcu-
lation at either end. 
The CHART uni ts provide storage facilities in 
the form of large disk drives and DAT tape units for 
storing all the acquired data - precisely what data 
is stored is directly controlled by the on-line storage 
analysis routines invoked by the user. For example 
a storage algorithm can be written which only stores 
data when a fault is detected, at which time it can 
store a predefined number of data packets containing 
information from both before and after fault occur-
rence. 
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The CHART system is provided with an ether-
net bus interface. The prime purpose of this is to 
facilitate communication between the main CHART 
unit and its control and display workstation. It also 
enables communication with other CHART units and 
other display stations. If, as is now becoming preva-
lent, remote locations on a power system network 
are going to be provided with inter location ether-
net wide area networks, then it will be possible to 
utilise these link for communicating fault wave front 
arrival information from one end of the HV dc link to 
the other. However the time taken to carry out this 
data transfer is not at all critical and can be done 
by any other data communication systems that exist 
including the public telephone or Integrated Services 
Digital Networks. 
System Error Sources 
There are several sources of errors that need 
consideration other than the precision system clock 
which is discussed in the next section. These include, 
• transducer bandwidth limitations 
• transducer signal conditioning circuitry band-
width limitations 
• A/D sample rate errors 
• A/D conversion quantisation errors 
• digital communication (fibre-optic) propagatio::l 
delay errors 
• wavefront detection algorithm errors 
Propagation delays both through the analog and 
digital circuitry can in general either be compensated 
for or eliminated by subtraction. If identical sets 
of transducers and interface circuitry are used at ei-
ther end then to some extent timing errors from this 
source are self cancelling. Limited bandwidth on aU 
or some of these components will basically result ill 
corresponding transient rise time delays. The effect 
of these delays on timing error will be most evident 
for faults occurring close to either end of the HV dc 
link. Clearly the limited bandwidth of the transduc-
ers and the associated circuitry will have a more sig;-
nificant effect on the very fast rising wave front than 
it will have on the much slower one. For conditions 
where the fault occurs nearer the middle of the HV dc 
link the fault waveforms arriving at either end will 
have similar rise times and the limited bandwidth of 
the receiving transducers and circuitry will again be 
self cancelling. 
The sample rate and quantisation errors result 
from the analog to digital conversion process. In ger.-
eral the higher the sample rate and the smaller the 
quantisation level the more accurate is the deternti-
nation of the wave front arrival time. There are prac:-
tical limits to these parameters both in terms of wha.t 
can be physically realised and the cost of implement-
ing the circuitry. 
J 
The HV dc fault location simulation studies re-
ported later in this paper are able to assess the effect 
of both sample rates and quantisation levels on wave 
front arrival timing accuracies. As a result of these 
tests, guidelines can be provided for the optimum 
'choice of these parameters. 
The system schematic in Figure 1 shows that 
there is a fibre optic link between the RDCM and 
its DAPM. This link in itself can introduce signifi-
cant propagation delays (approximately 3 nanosec-
onds per metre or a microsecond for 300 metres). 
Furthermore the associated logic circuitry can also 
add its propagation delays. The time stamping func-
tion carried out in the CHART system is directly 
linked to the digital conversion sampling signals. Con-
sequently the main timing error from this source will 
be the time taken to propagate the sampling signal 
through the fibre optic link to the RDCM. This error 
can be accurately estimated and compensated for or 
alternatively, providing the system configurations at 
either end of the HVdc link are identical (including 
fibre optic line lengths), they will also be self can-
celling. 
The wave front detection algorithm must be able 
to detect the wave front arrival, establish its arrival 
time and, ideally, provide some level of discrimina-
tion against false signals. The main difficulty here is 
the wide dynamic range of fault signals that have to 
be catered for. This in turn is a direct function of 
whether the transducers directly provide either the 
voltage/current signals or the rate of change of these 
signals. 
Precision Time Source Errors 
The GPS satellite system consists of a network 
of 18 to 24 low orbiting satellites which, for a final 
operating constellation of 21 satellites, will be able 
to guarantee to provide positional and timing infor-
mation from more than one satellite to any point on 
the globe, 24 hours of the day. The GPS satellite 
receiver acquires timing and positional information 
from typically three to six satellites of the GPS sys-
tem which are visible at anyone time. Byappropri-
ate computation on all the incoming signals from the 
satellites it is able to very accurately compute its po-
sition and provide the highly accurate 1 pulse/second 
timing pulses. The "absolute" time (from year down 
to nanoseconds) of these pulses is provided via a sep-
arate serial communication output from the receiver. 
Depending on the design of the receiver it is possible 
to have accuracies of ±50 nanoseconds [5]. 
Even if the accuracy of positional information 
available to standard users is reduced by a factor of 3 
or 4, the timing accuracies available will still be ±1 75 
nanoseconds. The CHART system itself has a tem-
perature stabilised precision clock which locks on to 
the satellite receiver pulses to provide a system clock 
which is within ±100 nanoseconds of the satellite re-
ceiver time. Thus assuming a normal distribution for 
these two timing error sources it is estimated that 
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nominal time stamping error will be typically ±200 
nanoseconds. Consequently, even with this degra-
dation and taking into account that there are two 
wave front arrival times being determined, errors in 
estimating fault location resulting from timing errors 
should not typically exceed 85 metres or 170 metres 
to a 95% confidence level. 
SIMULATION PERFORMANCE 
Simulation Tools 
The steepness of the wavefronts expected at the 
line terminations requires accurate modelling of the 
frequency dependence in the components involved. 
Also, the line resistance is high due to skin effect in 
the conductors and should be accurately represented. 
The ATP version of the EMTP program is se-
lected for the studies which includes JMARI'I line 
model [6J. This model can handle resistances as truly 
distributed and can take the frequency dependence 
of resistances and inductances also into account. 
Test System 
The New Zealand bipolar HVdc link is used as 
a test system in the digital simulation [7]. 
The dc link shown in Figure 2 consists of 535 
km of overhead line followed by 40 km of submarine 
cables. Since the object is to provide a fault locator 
for the overhead line, the line can be considered to 
be terminated by the cable at one end and by the 
convertor terminal at the other end. 
However, as the primary interest of the pro-
posed fault location is to detect the surge wave-fronts 
arriving at the line side of the smoothing reactor, it 
is not necessary to model the ac system and the con-
vertors in detail and the effect of convertor control is 
ignored. A series of sensitivity studies were carried 
out to decide on convertor model complexity. Figure 
3 shows the components considered at the convertor 
terminals, i.e. smoothing reactor, 'dc filters, surge 
capacitors and power line carrier communication ca-
pacitors. 
OVERHEAD LINE 
j...-,~;;";"'~J--I 
CABLES 
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Fig.2: Test system 
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Fig.3: Convertor terminal components modelled 
The overhead line is of non-homogeneous na-
ture due to the use of two different types of towers 
and the considerable differences in earth resistivities 
along the line. 
The submarine cables are separate from each 
other and hence they have been represented as single 
phase distributed transmission lines with and with-
out frequency dependence for comparison. The first 
surge results of the two alternative models were in-
distinguishable. 
Effect of Earth Resistivities 
Usually the earth resistivities are not uniform 
over the entire length of the line and often such data 
is not available. In order to find the effect of this fac-
tor on first surge, a sensitivity study has been carried 
out for the test system. 
The test system overhead line is a bi-polar line 
and hence has two different modes of propagation, 
i.e metallic and ground modes. 
The propagation velocities of metallic and ground 
modes with respect to speed of light for the over-
head line were calculated at various frequencies and 
earth resistivities and the results are shown in Ta-
bles 1 and 2. It can be seen from the tables that the 
ground mode travels much slower than the metallic 
mode and hence the propagation velocity of surge 
wavefronts is basically governed by metallic mode. 
Table 1: Metallic mode velocities for different earth resistivities 
50 
500 
5,000 
50,000 
500,000 
0.98525 
0.99175 
0.99617 
0.99779 
0.99863 
0.98525 
0.99175 
0.99614 
0.99762 
0.99833 
0.98525 
0.99175 
0.99613 
0.99759 
0.99823 
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Table 2: Ground mode velocities for different earth resistivitif's 300 ,--________________ -, 
50 
500 
5,000 
50,000 
500,000 
0.72895 
0.86164 
0.90557 
0.9497 
0.97992 
. 1 
0.69897 
0.83619 
0.87483 
0.91861 
0.95976 
0.68953 
0.82829 
0.86499 
0.90728 
0.95028 
m 
It can also be seen from' the tables that the metallic 
mode velocities are practically the same, irrespective 
of earth resistivity values. 
Effect of conductor Height 
The calculation of line parameters for the dig.t-
tal simulation requires the average conductor height 
between two towers. However, the average conduc-
tor heights are not uniform due to variations in tower 
distances and conductor sag. 
A sensitivity study was carried out to find the 
effect of average conductor height on the simulation 
results. Metallic mode velocities were calculated for 
the test system overhead line by considering no sag 
and a sag of 10 metre and the resUlts are shown ill 
Table 3. The velocities are again practically the same 
in both cases. 
The above results indicate that the effects of 
earth resistivities and conductor heights are not Vel)' 
significant as far as the calculation of the arrival of 
the surge wavefronts is concerned. 
Table 3: Metallic mode velocities with and without sag 
50 
500 
5,000 
50,000 
500,000 
0.98525 
0.99175 
0.99614 
0.99762 
0.99833 
0.98438 
0.99087 
0.99525 
0.99674 
0.99755 
Effect of Sampling Frequency 
. The calculation of fault distance using equation 
(3) does not take the digitisation of electrical quan-
tities by AID convertors into account. The error in-
troduced by the finite sampling rate is assessed with 
reference to a fault placed 23.9 km from the line ter-
minal. 
Assuming that the fault locator's digital sam-
pler is limited to 50 kHz, the use of the same sam-
pling rate in the simulation (i.e an integration time 
step of 20j.Ls) produces the results plotted in dotted 
line in Figure 4. 
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Fig.4: Convertor terminal voltage for 20j.Ls and 0.1J.'S 
time step 
If instead the sampling frequency of the simula-
tion is increased to 10 MHz (i.e an integration time 
step of 0.1j.L), the results are substantially different, 
as shown in Figure 4 in continuous line. Hence, irre-
spective of the sampling frequency of the data acqui-
sition system, a very small time-step ( in the order 
of 0.1j.Ls) should be used for the simulations. 
The effect of differentiator-smoother circuits are 
also represented in the simulation. The vol tage and 
current waveforms derived at the tenninals are passed 
through these circuits whose output are compared 
with corresponding threshold values to detect a surge 
arrival. 
Figure 5 shows the differentiator-smoother out-
put for different sampling frequencies at the send-
ing end for the same fault location. It can be seen 
from the figure that the differentiator-smoother out-
put also depends on the sampling frequency and so 
the threshold value for discrimination should be cho-
sen for a particular sampling frequency. 
The calculated fault distance using the travel 
time based on the speed of light and with a sampling 
frequency of 10 MHz was 23.4 km, which is in error 
by 500 m. Assuming that the calculated fault dis-
tance should be accurate for this high sampling rate, 
then the per-unit propagation velocity is calculated 
to be 0.99797. According to Table 1, this velocity 
would correspond to a frequency of a few hundred 
kHz. Therefore, this velocity has been used for the 
calculation of fault distances for the remaining cases. 
Table 4 shows the error in calculated fault dis-
tance for two extreme cases of fault location. The 
Table 4: Error in located fault distances for various sampling 
frequencies 
0.404 
1.093 
1.901 
0.249 
0.698 
2.195 
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close fault (23.9 km from the convertor plant) is as-
summed to have a 1 ohm fault resistance. The dis-
tant fault (513.8 km from the convertor) is specified 
with 20 ohm fault resistance. 
The table shows a maximum error of 2.195 km 
(or 0.41 % of line length) for the distant fault calcu-
lated with the lowest sampling frequency (50 kHz). 
Figure 6 shows the the errors in located fault distance 
with respect to sampling frequencies, from which it 
can be seen that a sampling freqency of at least 500 
kHz should be chosen to keep the error within 500 
metres. 
Effect of Temperature Variation 
The fault distances calculated according to equa-
tion (3) are based on the assumption that the con-
ductor sags are uniform. On the other hand, the 
conductor sags are temperature dependent. If the 
temperatures along the line are known, then it is pos-
sible to compensate for them during the calculation 
of the fault distance. 
In order to calculate the actual local lengths, the 
entire line is divided into various zones which can be 
considered to have specific average temperatures at 
the time of fault. If the line is divided into 'm' zones 
according to the temperature, then the actual fault 
location Li is given by. 
Lf m Lf = L f - --L L:(Isi - l)ni 
1",1 
(4) 
6 
where, 
lsi conductor length per span in i 1h zone 
I length of the span 
nj number of spans in i 1h zone 
Lf fault distance calculated from equation (3) 
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To illustrate the effect of temperature \'ariatiollS, 
the test system line is divided into two lIomiIlally 
equal zones on eith('r side of the fault. [t is asslllllfHcd 
that there is a meau temperature differences between 
the two zones of 20 degrees. The difference ill calcu· 
lated distance with <,qllations (3) and (4) is fOHnd to 
be 2.1 km (0.39% of the line length). COllS('qU('Iltl:;, 
providing suitable ternperatllfe informatioll call he 
obtained, errors from this source can be calculated 
as per equation (-l). 
The principles of estimating the fault location 
by measuring the relative times of the fault wave· 
fronts' arrival at either end of a transmission line is 
simple in concept but demanding in its inlplerner,· 
tation. The method relies on having, at both end~:. 
highly precise synchronised time clocks, a requirt:· 
ment made possi ble by the use of time rcf('rencc sig-
nals from the GPS satellite system. The voltage and 
current wavefronts are processed by CHART. a vcry 
accurate data acqllifiition and processing system. Er-
ror sources have becn identified and can be divide,l 
into two main groups. 
Those that arc a fUllction of the faliit wt\vefrout 
propagation spe{'ds along t he transmission line and 
result from the variations in the physics of t lie trans-
mission line. its terminations and the cll\'irollmell-
tal factors -' these errors arc present irrespective of 
the method used to locate tIle fault. The Ilst'fullles~ 
of digital simulation to investigate thcse effects ha;j 
been demonstrated and it has heen shown that tlIP 
major contribution to these errors comes from tem 
perature variations along the line. \Vhilc these can 
in theory be compensated for. in practice the reali 
ties of establishing exact temperat lire profiles makj~ 
such compensation difficllit. 
The other main group of errors is that result-
ing from the elements of the instrumentatioll SYS' 
tern. The scope of these errors has been identified for 
the proposed instrument system configurat ion. 1 l h~; 
been shown that some errors can be compensated for 
or can be self cancelling. The contribution of timing 
errors from the precision clocks has been estahlished 
and shown to be rclati\"ely low and acceptable. Tilt 
importance of the sampling rate and, to a lesser ex· 
tent, quantisation levels of the analog to digital COil' 
version circuitry has also been demonstrated. Pre· 
liminary indications are that sample rates of 500kH, 
with quantisation levels equivalent to 8 bits providE 
adequate performance. The value of the simlilatioll 
studies in establishing these guidelines is vcry evidellt 
and further extensions to these studies are plan lied. 
Another major C'rror source is the noisy {'\lvi-
rOllment of the instflltnentatioll system. Due to t bis 
noisy convertor environment. further work is bf'ing 
carried out on the design and location of the trans-
ducers; the intention is to place them sufficiently 
apart from the convertor terminal to provide better 
discrimination. Furthermore. the fact that the sys-
7 
tern is only concerned with the domlmult initial fault 
wavefront means that higher thresholds of detection 
can be set, tItus providing better noise immunity. 
TIle iIl1pleHlentatioll of this system On the new 
HV dc link iu :\('w Zealalld is now being planned for 
early 1992 alld will be appropriately reported on. 
Tlle studies r{'ported on here indicate that this tech-
nique has the potl'llt.ial for having a better perfor-
mance than exifiting metllods and is significantly less 
expensive. 
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A.4 Harmonic Measurements on the NZ Power System with CHART 
HARMONIC MEASUREMENTS ON THE NEW 
ZEALAND POWER S)TSTEM USING CHART - A 
CONTINUOUS HARM()NIC ANALYZER IN REAL 
1C'IME 
Allan J.V. Miller, Michael B. Dewe, 
University of Canterbury 
Christchurch, New Zealand 
Abstract - This paper initially provides a brief overview of the design and 
development of the CHART (Continuous Harmonic Analysis in Real Time) 
system which has been developed by the authors in the EEE Department of 
the University of Canterbury fo'r the purpose of carrying out continuous har-
monic measurements in real-time 011 power systems. The paper then goes on to 
report on the actual field tests using this equipment on the New Zealand Power 
System. The report verifies that the laboratory prototype of CHART could be 
successfully used for field tests and. identifies all the practical problems asso-
ciated with such an exercise. In particular the practical issues associated with 
interfacing such equipment to the power system Voltage and current trans-
ducers via fibre-optic links are described together with details of the necessary 
on-line compensation for the characteristics of the transducers, fibre-optic links 
and associated signal conditioning circuitry. The ability of the CHART system 
to continuously monitor and analyze harmonic information in real-ti me (a 
feature not present in any other known equipment worldwide) is demonstrated. 
The limitations of the monitoring system are identified and proposed improve-
ments to the system are discussed. The paper concludes with a brief desc<ription 
of the new CHART II system which is currently under development. 
1 INTRODUCTION 
Non linear loads in a power system such as large static ACjDC power conver-
tors result in distortion of Voltage and current waveforms from their ideal si-
nusoidal shapes. This distortion is analyzed in terms of harmonic levels, where 
an harmonic frequency is an integer multiple of the power system fundamental 
frequency (nominally 50 or 60Hz). Harmonic Voltages and currents present 
on a network can have a profound affect on its operation and management by 
stressing equipment, leading to it~; de-rating or possibly even its destruction, 
and can interfere with telecommunication circuits by electromagnetic induction 
of audible tones. 
Many countries including New Zealand that have experienced harmonic related 
problems, have introduced legislation to limit harmonic levels. However, the 
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I cgislation can only be policed if harmonic moni toring instrumentation corn-
plying with the legislation exists. Specifically, New Zealand legislation requires 
that Voltage and current levels as high as the 50th harmonic be resolved. It 
also requires the computation of total harmonic Voltage distortion, equivalent 
disturbing Voltage, and equivalent disturbing current [1]. Additionally, present 
experience with harmonic measurements indicates that the levels found in the 
three phases of a power system are always different, and therefore the simul-
taneous detection of multi phase information is essential for thorough investi-
gation. The speed of monitoring is not critical in detecting what is generally 
steady state waveform distortion. However, gathering information in real-time 
could be used to take instant action upon the detection of unusual levels of non 
characteristic harmonics. It is also important to be able to measure harmonic 
levels continuously on a cycle by cycle basis to examine short term variations 
in harmonic levels caused by transient events such as starting a motor with a 
power electronic motor speed controller. 
The CHART harmonic monitor has been designed to meet all of these require-
ments, and is therefore a very general instrument with a tremendous number 
of potential applications in harmonic measurement. In this respect it is also 
superior to other harmonic monitors which are generally only capable of snap 
shot measurements on up to two channels. After a brief overview of its struc-
ture and salient features, this paper documents the harmonic measurement 
field trials of a preliminary version of the CHART harmonic monitor (CHART 
I) at the Islington substation 220KV bus. It then concludes this discussion 
by summarizing changes to the harmonic monitoring instrumentation design 
leading to a much improved monitor (CHART II). The improved design was 
conceived by the authors over several months as a result of the preliminary field 
trials and visits to Intel in the USA and to the 1990 4th International Confer-
ence on Harmonics In Power Systems in Hungary. It has been developed ~ince 
then to the stage where a workable prototype is now being produced. Finally 
it discusses future applications of CHART II. 
2 AN OVERVIEW OF THE CHART I INSTRUMENT 
The CHART I system used to make harmonic measurements is based on the 
Intel Multibus II bus architecture [2], is reported in [3], and is outlined in 
ftgure 1. 
Briefly, the data acquisition system acquires six analog Voltages simultaneously 
from external power system transducers and converts them to digital samples. 
The digital samples are acquired by a Multibus II 186 computer, which also 
averages the samples over 5 cycles of the fundamental. The averaged cycles are 
transformed to harmonic data by the Multibus II 386 computer using an FFT, 
and the resulting data is compacted and archived to disk by a 286 Multibus 
II computer and transmitted to a PC-AT for display. Data transfer between 
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Figure 1: The CHART I harmonic monitoring system. 
Multibus II computers is over the Multibus II parallel system bus. 
The data acquisition system samples all channels simultaneously, with the 
sampling rate synchronized to the fundamental frequency - a technique often 
referred to as quasi synchronous sampling, and adopted by almost all AC power 
system harmonic analyzers [4], [5], [6]. This significantly reduces spectralleak-
age from the FFT [7], thereby avoiding the need to window the time domain 
data. Synchronous sampling also enables coherent averaging [8] of multiple 
cycles, which is similar to taking; the FFT over multiple cycles, although it 
only resolves harmonic frequencies, leading to a significant reduction in the 
computation required to transfonn the data. 
For the 1990 field trials, the system was configured to continuously compute 
the harmonic levels of six channels over five averaged cycles to comply with 
New Zealand legislation [1]. This allowed simultaneous measurement of Volt-
age and current harmonic levels on all three phases of the transmission line. 
The resulting harmonic data was then monitored to give peak harmonic levels 
for one second intervals, 10 second intervals, 1 minute intervals, 10 minute 
intervals, and 1 hour intervals. This data was then stored on a hard disk along 
with the time that the data was measured, and the power system fundamental 
frequency at the time of measurement. Harmonic level results were also sent 
to the PC-AT display system for immediate inspection, along with time data, 
and the fundamental frequency. 
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3 HARMONIC MEASUREMENTS USING CHART I 
With the cooperation of the Electricity Corporation of New Zealand, the proto· 
type CHART I system was used to monitor harmonic levels at the Islington end 
of the Islington - Twizel 220K V transmission line. Design Power New Zealand's 
fibre optic harmonic monitoring system was used to isolate the instrumentation 
from Voltage and current transformer connections in the Islington switchyard, 
as illustrated in figure 2 {9]. Figure 3 shows the location of the current trans-
formers (CTs) and the Voltage transformers (VTs) used for the tests on the 
transmission line. Conventional protection CTs and CVTs were used to pro-
vide replicas of the line current and Voltage waveforms. These have unknown 
low pass frequency responses which will have affected the results obtained -
especially the Voltage harmonics [10], [11]. However there was no alternative, 
and as the purpose of the exercise was to evaluate the system rather than the 
end results, these were considered adequate. Due to data storage limitations 
of the system as it was configured then, harmonic levels were only monitored 
and stored for up to one hour. This was performed several times throughout 
the tests, storing the results on OAT tapes at the end of each session. 
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Figure 2: CHART I harmonic monitoring instrumentation setup. 
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Figure 3: Current and Voltage transformer locations used for testing. 
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3.1 The limitations of present measurement techniques 
The Design Power harmonic measuring fibre optic system is an analog FM 
system specifically intended for analysis of signals on in-service high Voltage 
equipment. This transmission system has a signal to noise ratio which is too 
low for the reliable determination of Voltage and current harmonic levels when 
transmitting the fundamental. This problem is circumvented by preceding the 
transmission system with high p~:s filters designed to attenuate the funda-
mental frequency, thereby raising the measured signals harmonic levels above 
the noise floor of the available transmission channel [12]. High pass filtering 
is a recognized technique for use in systems with a limited signal to noise ra-
tio [13], although it requires compensation for the filter responses - another 
computational burden and source of error. Compensation for the filters was 
achieved by multiplying harmonic magnitudes by lookup tables, determined 
from the filters in the laboratory. The phase response of the filters was com-
pensated for by adding the inverse filter phase responses to the harmonic phase 
results - also determined in the laboratory [9]. Unfortunately these high pass 
filters attenuate the fundamental component so severely that it is extremely 
difficult to reliably amplify it back to its original level given that the funda-
mental frequency of a power system varies continuously [9]. Nevertheless, it 
must be stressed that this system is adequate for assessment of compliance 
with present New Zealand legislation which does not require the fundamental 
component [1]. However, for more thorough research the fundamental compo-
nent is important [14]. 
3.2 Harmonic current and Voltage results 
A major difficulty with harmonic monitoring is the huge amount of data it 
produces. For instance, to store the results of monitoring up to the 50th 
harmonic of six channels over 5 cycles for one hour would require 44 Mega bytes 
of storage. Considering that some investigations require monitoring for many 
weeks, to store all of the results is not practicable. It is also questionable why 
the data should be stored - obviously it would take a long time to examine it. 
It is therefore necessary to present the data in some easily comprehended form 
that requires minimal storage. The approach adopted in the use of CHART was 
to record the maximum level that occurred over a pre-defined time span (say 
one minute). From this data, trends in harmonic levels over time can be easily 
graphed by displaying harmonic Voltage or current versus time, as illustrated in 
the results of figure 4. These figures show the maximum harmonic Voltage and 
current levels for the RED phase over 10 second intervals. Shown beside each 
"scratch" graph is a histogram, giving the occurrence of a particular harmonic 
Voltage or current. Histograms are an efficient way of storing harmonic levels 
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measured over a large time span. However, they give no indication of the time 
of occurrence of the harmonic levels, and of the power system state when the 
various harmonic levels occurred. Ideas for improvements on this are discussed 
in section 4. 
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Figure 4: Selected red phase Voltage and current harmonics measured at the Islington substation 
on the Islington-Twizel 220KV transmission line, beginning at 2pm, Thursday July 26, 1990, 
Current is shown in Amperes and Voltage is shown as a percentage of the nominal system phase 
to Earth Voltage. 
During monitoring, instantaneous harmonic magnitudes for all three phases 
up to the 50th harmonic can be displayed on a single chart, as illustrated in 
figures 5 and 6. Readily apparent from the charts is that the blue phase 3rd 
harmonic Voltage is significantly lower than that of the red and yellow phases -
illustrating the importance of three phase harmonic measurement and display. 
3.3 Harmonic impedance and power 
Harmonic impedance data of a supply system is of importance to supply au-
thorities and consumers, as high harmonic impedance can indicate a possible 
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Figure 5: Harmonic Voltages measured at the Islington substation on the Islington-Twizel220KV 
transmission line, 1:30pm, Wednesday July 25, 1990. 
resonant condition which could lead to the amplification of harmonic Voltages. 
Given that the CHART harmonic monitor can compute harmonic Voltage and 
current at a busbar (both magnitude and phase), it is possible for it to compute 
harmonic impedance at a busbar [14], given by 
(1) 
or 
(2) 
where, 
n is the harmonic order, 
Vn is the_ harmonic Voltage magnitude resulting from the harmonic 
current In, 
In is the magnitude of harmonic currents_ in the }ine, 
and <Pin and <Pvn are the phase angles of In and Vn respectively. 
Impedance obtained using equation 2 may not represent the impedance of a 
supply. This is certainly true if loads generating harmonic currents are present 
in the AC supply system while testing, and if the transducers used to provide 
Voltage and current information are inadequate. Reliable measurement of 
an AC systems harmonic impedance in a non-invasive way is a difficult task 
requiring comprehensive investigation under a range of operating conditions, 
and the identification of all harmonic sources [15]. Clearly the CHART system 
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Figure 6: Harmonic currents measured at the Islington substation on the Islington-Twizel220KV 
transmission line, 1:30pm, Wednesday July 25, 1990. Yellow phase current harmonics are not 
shown owing to problems with the fibre optic link. 
is capable of calculating harmonic impedance, although the results reqUlre 
careful interpretation. 
To be able to measure harmonic impedance makes CHART an extremely valu-
able tool in the comparison of act ual harmonic impedance with theoretically 
determined harmonic impedance, and in harmonic filter design. When used to 
make measurements over a long time span, CHART can determine regions of 
harmonic impedance for three phases, rather than single points corresponding 
to harmonics on an impedance locus. Results from CHART are not confined 
to harmonic frequencies; by analysing Voltage and current over as many as 16 
cycles, frequencies to an accuracy of almost 3Hz can be resolved. 
Active and reactive harmonic power in each phase can also be obtained from 
harmonic Voltage and current, along with the direction in which they are 
flowing. This information could be useful in resolving harmonic problems by 
identifying sources of harmonic power. The direction of harmonic current 
flow can be used for this same purpose. Since accurate magnitude and phase 
information is necessary for this measurement, reliable CTs and VTs must be 
used - again the accuracy of CHARTs results is dependent on it being used 
correctly. 
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4 CONCLUSIONS 
An advanced harmonic monitoring system has been descrihed iwd its lise in 
the field has been documented. The prime benefit of these tests ha.s been to 
provide guidance on the future development of the CHART system. 
Given the nature of the algorithms used to compute harmonic levels (namely 
the FFT) and the number of channels required, multiple digital signal pro-
cessors (DSPs) are ideally suited to this application. The increased processing 
power afforded by DSPs can lead to simplifications in data acquisition hardware 
and an improved signal to noise ratio in the acquired signal by oversampling 
Voltage and current waveforms and filtering them using the DSP [16]. In ad-
dition to this, Multibus II in conjunction with Intel's multitasking real-time 
operating system (iRMX) forms a very powerful platform for multi-processing 
real-time systems. The tremendous number of features offered by the very 
highly integrated Multibus II CPU boards that Intel are now producing means 
that a Multibus II based system is even more attractive. At the beginning of 
1991 the CHART II project team undertook to develop a Multibus II based 
DSP board using the TMS320C26 DSP. A successful breadboard of this was 
completed in May 1990, and has ~,ince been used as a software development 
platform for harmonic analysis software. 
In parallel with developing software, a prototype Multibus II DSP data ac-
quisition and processing module (DAPM) was designed and production of this 
began in September 1991. This is a. two channel board incorporating a digital 
fibre optic interface to remote date" conversion modules (RDCMs), two DSPs, 
and a full Multibus II interface. The full 20 slot Multibus II backplane can 
support up to 19 of these modules" with the Intel 486/133 Single Board Com-
puter used to control and collect data from them. This means it is possible to 
configure a 38 channel harmonic monitoring system. The 486 computer also 
incorporates an Ethernet interface, enabling the connection of the CHART II 
system to a network. Control and display of the CHART II system is man-
aged by applications written for I\"ficrosoft Windows 3.0 running on 386/486 
PC workstations running MSDOS 4/5, which communicate with CHART II 
via Ethernet. The CHART II system is depicted in figure 7. 
Conversion of analog signals representing Voltage andcurrent to a 16 bit digital 
representation is performed in the switch yard by the RDCMs, and transmitted 
to the CHART II unit by fibre opt.ic cable. Each channel uses an independent 
RDCM, which receives the sampling signal from the Digital Services Module 
(DSM) of CHART II, thereby ensuring that sampling occurs simultaneously 
on each channel. The DSM also a.ccurately time stamps acquired data, with 
time obtained from the very accurate GPS satellite system. 
The advantage of using RDCMs is that it dispenses with the need for an analog 
fibre optic system and the associated distortion resulting from its limited dy-
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Figure 7: The CHART II ha.rmonic monitoring system 
namic range. It is therefore possible to o,ccurately determine the fundamental 
component of Voltage and current as well as harmonic components. Addition-
ally, the system is inherently more self contained and more easily calibrated. 
The increased processing power afforded by the DSPs means that a variety of 
algorithms can be used in harmonic analysis, ranging from finding harmonic 
components for every cycle of the fundamental, to up to 16 cycles of the fun-
damental. This allows accurate determination of harmonic components. The 
powerful 486 computer is capable of monitoring harmonic data on-line, and 
storing compacted data on a high capacity hard disk and DAT tape via its 
SCSI disk interface. It can also transmit data to the PC workstations via its 
ethernet interface for display. The use of Microsoft Windows 3.0 on the PC 
control and display workstations allows a variety of display types, ranging from 
bar charts of magnitude versus harmonic order, scratch graphs of magnitude 
versus time, and histograms of occurrence versus Voltage or current. It also 
enables harmonic data to be included into standard packages such as Microsoft 
Excel (a spread sheet package) for formatting into documents and subsequent 
processing. The system also has the potential for more sophisticated on-line 
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analysis algorithms to focus on specific results bei ng sought and to reduce 
storage requirements, 
Initial tests with the prototype CHART II unit will begin in the labor<llory, 
examining harmonic levels produced by motor speed controllers usin~ a. set 
of specially constructed three phase CTs and VTs designed for usc lip to the 
50th harmonic. This will enable fine tuning of the instrument before more 
extensive test are carried out on the New Zealand power system. During the 
commissioning of the upgraded New Zealand HVDC link, the system will be 
operated without the link in service. It is intended to measure harmonic levels 
during this time to determine background harmonic levels, and compare them 
with harmonic levels with the link in service. These tests are planned to be 
performed continuously for over one week to observe the effect of changing 
load conditions on harmonic levels. It is intended to present these harmonic 
levels over a long time span on histograms. Several peaks may occur on the 
histograms due to variations in operating conditions such as the DC link in ser-
vice, shunt capacitors or synchronous condensers operating, and loads changing 
between industrial, commercial anc. domestic. These peaks can be labeled with 
their corresponding time and/or power system state. 
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Abstract - A flexible, modular multichannel con-
tinuous real-time harmonic analyzer with the capa-
bility of precision time stamping (via GPS satellite 
signals) of the acquired data is described. The key 
design features which provide this performance are 
fully discussed. These include remote distributed 
data conversion modules coupled via digital fibre op-
tic links to parallel individual digital signal processor 
Multibus II based modules which are all controlled by 
a highly integrated 486 based module. The resultant 
Multibus II parallel processor system is run under the 
iRMXIII real-trme operating system and is interfaced 
via ethemet to control and display workstations us-
ing a custom designed Windows 3 environment. The 
ready extension of the harmonic monitoring systerr. 
to transient measurement is also described. 
INTRODUCTION 
The CHART system is designed primarily for thE: 
continuous analysis of power system harmonics in 
real-time. It has enough processing power to com·· 
pute voltage and current harmonics for as many as 3~: 
channels up to the 50th harmonic. Unlike known ex·· 
isting systems (PC based or dedicated instruments) 
which are only capable of short time span measure·· 
ments, harmonics are computed for every fundamen·· 
tal cycle continuously and in real-time, and can be 
displayed as they occur. Furthermore, CHART can 
compute and display harmonic impedance and power 
at a busbar being monitored. The acronym CHART 
stands for continuous harmonic analysis in real-time, 
and the CHART system presented in this paper is cL 
significant development of its predecessor, reported 
at the 1990 ICHIPS conference [11. A powerful 48{) 
computer, incorporating multiple coprocessors, is uSE:d 
92 WH 193·3 PWRD A paper recommended and approved 
by the IEEE Power Syste. Instrumentation & Measure-
_nU Committee of the IEEE Pover Engineering Society 
for presentation at the IEEE/pES 1992 ~inter Meeting, 
New York, New York, February 3, 1992. Manuscript 
subgitted August 29, 1991; gade available for 
printing November 20, 1991. 
to perform on-line monitoring of harmonic levels from 
selected channels to reduce the amount of storage 
and post processing required from monitoring. It 
does this by only storing relevant harmonic data to 
a hard disk for later retrieval. Relevant harmonic 
data might for example contain harmonics that have 
exceeded a predefined limit. 
The CHART system is intended for use in a power 
station, substation, or laboratory. Hence it incor-
porates such features as independent data conver-
sion modules, sited next to bus gear and connected 
to the main CHART unit by fibre optic cables, and 
an Ethernet interface to facilitate connection of the 
unit to an existing network. The user interface to 
CHART is by means of custom designed application 
windows running under Microsoft Windows 3.0 on a 
386/486 PC workstation running MSDOS 4.01/5.0, 
which is also connected to the network. This enables 
the workstation to be situated at a location other 
than that of the main CHART unit, and also enables 
multiple users to access CHART data by using dif-
ferent workstations. Multiple CHART units may be 
connected to the same network, and ethernet commu-
nication facilitates interconnecting to power system 
SCADA control systems. 
CHART incorporates a GPS satellite time ref-
erenced accurate real-time clock feature that enables 
the unit to accurately time stamp data acquired from 
power system transducers. This feature, combined 
with CHARTs ability to sample voltage and current 
signals at frequencies higher than those required by 
harmonic analysis, means that CHART is a power-
ful tool for use in transient analysis of power system 
waveforms, and has found applications in fields such 
as fault location on transmission lines. Furthermore, 
by using several CHARTs at geographically separate 
locations on the same network, it has the inherent 
capability of enabling precise simultaneous measure-
ment of power system parameters. 
Other key features that make CHART a valuable 
research tool are its flexible sampling scheme, and 
its software development tools. CHARTs sampling 
scheme allows fixed sampling of waveforms at high 
rates for transient analysis, and coherent sampling 
at relatively low rates for harmonic analysis. Coher-
ent sampling produces a set of equally spaced sam-
.., 1992IEEE 
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pIes that fit exactly into one period of the fundamen-
tal. Software for CHARTs front end DSP processors 
can be developed using development tools on its PC 
workstations and easily downloaded to the processors 
for execution. 
This paper gives a general overview of the CHART 
system, covering topics such as its connection to cur-
rent and voltage transformers on busgear , the paral-
lel processing system and software used to compute 
harmonic levels , and the networked user interface to 
the system. 
AN OVERVIEW OF CHART 
The CHART system is illustrated in figure 1. It 
consists of three main sections: The Multiple Re-
mote Oata Conversion Modules (ROCMs), a parallel 
processing system, and a network of workstations. 
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Figure 1: The CHART harmonic monitoring system. 
As depicted in figure 1, each analog voltage sig-
nal, representing either voltage or current, is con-
verted to a digital representation by the Remote Oata 
Conversion Modules (ROCMs) and transmitted to 
the CHART parallel processing system by fibre optic 
cable. This isolates the CHART computer equip-
ment and users from potentially hazardous voltages 
developed under fault conditions in a switch yard. 
The fibre optic cables can be replaced with normal 
wire cable in the laboratory. The use of optical links 
between the conversion modules and the processing 
system eliminates the problem of ground loops in the 
instrumentation system. 
-The CHART parallel processing system is respon-
sible for the computation of harmonic levels in the 
signals received from the ROCMs, and for monitor-
ing the levels. It also handles communication of 
data to display workstations. The configuration of 
the CHART parallel processing system, and the dis-
play of harmonic levels, is handled by PC worksta-
tions running microsoft Windows. The CHART sys-
tem and the workstations are networked on Ethernet, 
which is used to communicate data between CHART 
and the workstations. 
2 
Remote Data Conversion Modules 
The remote data conversion modules are used 
to convert current transformer and voltage trans-
former outputs to 16 bit digital signals, and to trans-
mit them to the CHART processing system. The 
ROCMs are typically located next to busgear (ei-
ther interior or exterior), near the current and volt-
age transducers to which they are connected. They 
receive their analog to digital conversion command 
from the CHART parallel processing system, thereby 
ensuring that conversion occurs simultaneously on 
each channel. Sampling is synchronous with the power 
system fundamental. In a specific application, con-
sideration must be given to propagation delays in 
the fibre optic links if sampled data is to be time 
stamped accurately. Each ROCM is a stand-alone 
module, powered independently by batteries, trickle 
charged by a solar panel, which avoids the running 
of power leads between units in a monitoring envi-
ronment, and which also enables a high degree of 
freedom of placement of the modules when connect-
ing CHART to a power system. Alternatively the 
ROCM units can be powered by a common supply. 
This in turn enables a large amount of flexibility in 
monitoring various points on a power system. Sep-
arating the ROCMs from the main processing unit 
facilitates the tailoring of the analMg/digital conver-
sion circuitry to particular application requirements 
in a functional and cost effective way. 
The structure of a typical ROCM is outlined in 
figure 2. 
Figure 2: A remote da.ta. conversion module. 
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The CHART Parallel Processing System 
The CHART parallel processing system is based 
on the Intel Multibus II bus architecture and uses 
the Intel Real-Time Multitasking operating system 
(iRMX) to schedule the tasks required to collect, 
monitor, and distribute data. Harmonic levels in 
the signals acquired from the ROCMs are computed 
using fast Fourier transforms (FFTs) [2], which is 
a computationally intensive process. For this rea-
son, processing in the CHART system has been dis-
tributed over multiple processor cards and moved as 
close as practicable to the front end data acquisition 
stage. The general structure of this is illustrated in 
figure 3. 
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Figure 3: The CHART pa.rallel processing unit. 
MUltiple Data Acquisition and Processing cards 
or Modules (DAPMs) are arranged to acquire and 
process two channels of data each, giving a total of 2n 
channels (where n is the number of DAPMs). These 
cards incorporate a full interface to the Multibus II 
parallel system bus (iPSB), and are capable of mes-
sage passing their results to any other card on the 
bus. However, as illustrated in figure 4, the sys-
tem software is arranged so that the 486/133 card 
acts as a central collection point for the DAPM re-
sults, and also performs any further computation re-
quired. If the computation required is too great for 
the 486/133 card, it can "farm" computation out to 
other processor cards added at a later stage as the 
system expands. This illustrates the importance of 
a good multiprocessing bus - one of the advantages 
of Mult.ibus II is that extra processor cards can be 
added with minimal effort. 
Figure 4: Da.ta. flow in the CHART parallel processing syst.:m. 
The 486 computer a.cts a.s a. central collection point for DA::>M 
da.ta.. 
The final card in the central processing system 
is the Digital Services Module (DSM) whose func-
tions are twofold. Firstly it provides accurate bm-
ing and fundamental frequency information to the 
3 
486/133 card for time-stamping of acquired data, 
and secondly, it produces sampling and synchronisa-
tion signals for the data acquisition stage. The DSM 
monitors the power system fundamental frequency 
and produces a sampling signal that is exactly 1024 
times the frequency of the fundamental [11. Sam-
pling of voltage and current is therefore coherent, 
and spectral leakage [21 from the FFT is minimal. 
Because spectral leakage is minimised by coherent 
sampling, the added computational burden of win-
dowing the input data is not required. The DSM can 
also produce a sampling signal of fixed frequency if 
selected by a user, and can produce a sampling signal 
of 102.4/112.88 KHz for transient analysis of 50/60 
Hz systems. A GPS satellite receiver interface is in-
corporated into the DSM to enable it to receive very 
accurate timing information. This time is latched by 
the sampling signal and matched with captured data 
by the 486 computer. The DSM communicates tim-
ing data to the 486 through a spare serial port on the 
486. Even higher sampling rates are possible (in the 
order of IMHz) with the appropriate RDCM design. 
The maximum number of channels that can be 
monitored by the CHART system is limited by three 
factors. Firstly the number of available slots on the 
Multibus II backplane, secondly the extra process-
ing power required to process the extra data, and 
finally limitations of the iPSB bus bandwidth. The 
largest Multibus II backplane has 20 slots, and with 
one 486/133, 19 are left free for DAPMs. The ex-
tra processing requirements for harmonic analysis are 
added to the system automatically as more channels 
are added, in the form of DAPMs, which perform 
the FFT processing. The only other processing re-
quired is for monitoring of harmonic levels computed 
by the DAPMs. Depending on the complexity of the 
monitoring required, one 486/133 may be powerful 
enough to perform this. The iPSB bus can support 
a sustained transfer rate of 10 Million transfers per 
second. When configured for harmonic analysis, the 
combined transfer. rate for 19 DAPMs is less than 
1· Million transfers per second. Bus bandwidth and 
processing power would however be limiting factors 
with the significantly higher sampling rates used by 
transient analysis. 
Data Acquisition and Processing Modules 
Each DAPM incorporates a fibre optic cable inter-
face, and can acquire raw time domain data (in a 
serial digital format) transmitted from two indepen-
dent RDCMs. As depicted in figure 5, two Texas 
Instruments digital signal processors (one for each 
channel) are used to process the acquired data. The 
DSP results are stored in "first in first out" (FIFO) 
buffers for message passing to the 486/133 card by 
the direct memory access (DMA) unit in the 80186 
microcomputer. The 80186 microcomputer handles 
all message transactions over the Multibus II paral-
lel system bus (PSB) via the bus interface unit. The 
DAPM card also supports interconnect space - a fea-
ture of Multibus II that allows centralized control 
168 APPENDIX A. COLLECTED PAPERS ON THE CHART SYSTEM. 
and coordination of aU cards identification, configu" 
ration, and diagnostics [3]. 
Figure 5: Data acquisition and processing module structure. 
Each OSP has 64Kwords of external static RAM 
divided into 32Kwords of program RAM and 32K 
words of data RAM. This amount of external data 
RAM enables the OSPs to buffer data when sam" 
~ling at higher ~~mpling rates for transient analy-
SIS. A OMA facilIty from the 80186 microcomputer 
to the OSPs program RAM is provided. Hence an 
image of a program that a OSP is required to exe" 
cute can be placed directly into its program RAM 
by the host 80186. Software operating on the 80186 
is able to receive this program image over the PSB 
from the 486/133 computer. The 486 originally re" 
ceived it from a workstation, via ethernet, where it 
was developed using the OSP software development 
tools. When instructed by the 486/133, the host 
80186 can boot the OSPs to begin their program ex-
~cution. The ability to download boatable program 
Images to the OSPs from a workstation is a key fea-
ture of CHART, giving it tremendous potential as 
a research tool, as well as a power system instru-
ment. Using this feature, CHART can be used Cor 
a variety of functions such as harmonic analysis over 
any number of cycles of the fundamental, or fault de" 
tection. The analysis technique used is selected by 
the user at a workstation from a number of options. 
The appropriate bootable image is then downloaded 
to the appropriate OSP, taken from a collection of 
pre:compiled OSP programs corresponding to each 
option. 
For harmonic analysis, voltage and current wave-
forms are sampled at eight times the frequency re-
quired to resolve up to the 50th harmonic; Over-
sampling in this manner reduces the complexity of 
antialiasing filters in the ROCMs and leads to an 
improved signal to noise ratio in the sampled signaL 
The sampling signal is /generated on the DSM and 
sent via each OAPM to the ROCMs. The DAPM 
can gate the sampling signal to each ROCM indepen" 
dently if data from that channel is not required. A 
data Bow diagram illustrating the data Bow rates and 
4 
processing performed by a OSP for harmonic analysis 
is shown in figure 6. Acquired data is passed through 
an 8:1 decimation antialiasing finite impulse response 
(FIR) filter [4]. This reduces its rate to precisely 128 
samples per 50 or 60 Hz cycle. The FIR filter output 
is placed in a FIFO buffer as well as being passed 
to an FFT routine. This performs an FFT over data 
accumulated for 1,2,4,8, or 16 cycles, depending on 
which analysis program was selected by the user, and 
places the output data in a second FIFO buffer. Ob-
viously Cor the OSP to perform FFTs continuously on 
a cycle by cycle basis, data must be buffered which 
is another reason for the OSPs external data 'RAM. 
-
-
-
Figure 6: Data flow and proceuing (or harmonic analysis. 
The 486 computer 
As discussed previously, the CHART processing sys-
tem software is arranged so that the 486/133 single 
board computer acts as a central collection point for 
the d~ta fr?m al! of the OAPMs. The 486/133SE 
card IS a highly mtegrated Intel single board com-
puter that incorporates an 80486 microprocessor with 
mternal cache RAM and coprocessor operating at 
33M Hz, 16Mbytes of dynamic RAM a Cull Multibus 
II interface, a SCSI protocol controher for interfac-
ing to disks, a DMA controller, several serial I/O 
controllers, and a LAN coprocessor for interCacing to 
Ethernet. This computer acts as a compute server 
monitoring harmonic levels received from OAPM~ 
~d computing harmonic power and impedance, a 
disk server, storing and retrieving harmonic data 
and a communication server I interfacing the process~ 
ing system to workstations on Ethernet. 
The principle behind the operation of this board 
is that only data required "down stream'" for fur-
ther processing is obtained from a OAPM. Hence the 
Multibus II resources are not tied up handling un-
wanted data. Each OAPM can be viewed as a data 
server, supplying four separate types of data (for har-
monic analysis). These four data types are: 
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.Time domain data from DAPM channel A 
.Frequency domain data from DAPM channel A 
.Time domain data from DAPM channel B 
.Frequency domain data from DAPM channel B 
Multiple DAPMs provide an array of data for the 
multiple channels, with each data type uniquely ad-
dressable over Multibus II. 
If a particular type of data is required by some 
task operating on the 486 computer (a communica.-
tion task to a workstation for instance), a requesting 
task for that data is created and attached to the ad-
dress of the data. It then requests the data, and when 
received from the DAPM (in the form of a standard 
packet) sends copies of it to other tasks via mail-
boxes. Any task requiring the data must create a 
mailbox for receiving the data, and catalogue it with 
the requesting task. This data fiow between tasks is 
illustrated in figure 7. 
r _"!!!!:!!!I.'e!! !!!&'''!!!!!.-~''ta''-1 
I 
Figure 7: An example of multiple tasks operating on the 4f:6 
computer. 
The 486/133 computer runs the iRMX opera'~­
ing system which schedules the various tasks. The 
486 also handles bootloading of the DAPM software 
during the boot phase of the system operation [5], 
and incorporates Multibus II central service func-
tions that provide system level services to aU of the 
DAPMs [3]. 
CHART Control and Display Workstatiom~ 
The display of power system voltage and cur-
rent waveforms and of harmonic data is accomplished 
with custom designed application windows running 
under Microsoft Windows 3.0 on 386/486 PC work-
stations running MSDOS 4.01/5.0. The various daLa 
types are displayed on windows which are selected 
using a mouse and icons. Windows can be moved 
about the screen and scaled to any desired size. Mul-
tiple windows can also be displayed, with data in 
each window updated approximately twice a second. 
Various displays are possible, such as magnitude VE~r­
sus harmonic number, voltage (per unit) and CIJ.r-
rent (Amps) versus time, and magnitude for partic-
ular harmonics versus time. Figure 8 shows a typi-
5 
cal harmonic display from CHART. The harmonks 
displayed in the window are actual levels measured 
during field testing of a prototype CHART unit at 
a New Zealand substation. The fundamental is not 
shown to enable appropriate scaling of the harmon-
ics. The display shown is a black and white copy of a 
colour screen. The benefit of viewing the harmonics 
using a colour monitor is that each channel is dis-
tinguishable by colour - in this case red, yellow, and 
blue. 
Ethernet is used as the physical communication 
path between display workstations and the CHART 
parallel processing unit. The protocol TCP /IP is 
used as the software layer on Ethernet, providing 
the CHART unit with a suite of standard applica-
tions such as FTP and TELNET. Actual harmonic 
data and time domain waveforms that are to be dis-
played are sent from the parallel processing unit to 
display workstations using TCP /IP sockets. Only 
one workstation in the network environment can 
modify CHART parameters - the control and display 
workstation, Telnet is used by this workstation to 
remotely log a user into the parallel processing unit 
(server). The user can then configure the CHART 
system for monitoring. This involves: naming chan-
nels; entering system parameters such as the nomi-
nal voltage, current and voltage transformer ratios, 
and the system frequency (50 or 60 Hz); selecting 
the sampling source (fixed or synchronized to the 
fundamental); and selecting the method of harmonic 
analysis (essentially whether the FFT should be com-
puted over 1, 2, 4, 8, or 16 cycles). An example of 
the main display terminal on the control and display 
workstation is shown in figure 9. Display worksta-
tions essentially have read only access to chart data. 
Users at these workstations can view CHART data, 
but cannot modify CHART settings. 
Figure 8: Voltage harmonics for three phases displayed on the 
CHART user interface. The harmonics are shown as a percentage 
of the 220KV nominal system voltage. 
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Figure 9: The main display terminal on the control and dis-
play workstation. The user Chuah has remotely logged into the 
CHART server. 
CONCLUSION 
A very advanced data acquisition and parallel 
processing system aimed specifically at continuous 
real-time power system signal monitoring has been 
described. The need for the system arose initially 
from the desire of Transpower N.Z. Ltd., who sup-
ported the project, to accurately monitor the pres-
ence of power system harmonics on the New Zealand 
national grid [6]. The system described here is the 
latest version to evolve from the research activities 
over the last 5 years of the Power Systems Group at 
the University of Canterbury into power harmonic 
measurement. It is significantly different from ear-
lier versions reported on in [l] and [5] and provides 
a precision time referenced measurement capability 
which has hitherto not been possible. 
The key features of the system which distinguish 
it from other data acquisition systems (usually PC 
based) or instruments which are capable of measur-
ing harmonics are embodied in the system acronym 
CHART. Continuous measurement indicates that there 
is no break in the acquisition and processing of source 
data thus ensuring the integrity of the measured sig-
nals. Real-time capability provides the facility to 
observe the processed results as they occur. The on, 
6 
line analysis of the processed data effectively enables 
efficient monitoring, analysis and storage of power 
system harmonic information - experience has shown 
that this in itself can be a major impediment to prop-
erly policing harmonic pollution. The multichannel 
modular nature of the system means that it can be 
tailored to a wide range of power system monitoring 
configurations. Furthermore the ethernet network 
facility enables it to be readily integrated into ex-
isting SCADA system controllers and to be accessed 
by any number of workstations. Another key fea-
ture of the system is the remote analog to digital 
data conversion at the transducer end with a digi-
tal .fibre optic interface which minimises noise and 
earth loop problems while ensuring maximum sig-
nal bandwidth, resolution and integrity. Finally the 
incorporation of a highly accurate widely accessible 
time reference by the use of the G PS satellite sig-
nals provides the system with the unique capability 
of being able to time stamp acquired data to within 
1 microsecond. This last feature will, by employing 
multiple independent systems, provide simultaneous 
power measurements across a complete transmission 
power grid with a timing precision that has not been 
possible before. 
The design details described in this paper iden-
tify the important technical considerations in provid-
ing the performance and flexibility sought in such a 
monitoring system. The choice of bus architecture, 
bus bandwidth, true multiprocessing capability and 
the real time operating system are key elements in 
the design of a flexible and powerful parallel proces-
sor measurement system. The inherent flexibility of 
the system with its time stamping facility also enable 
the application to be extended to transient measure-
ments which find ready application in, for example, 
HV dc fault location. The system is presently be-
ing fully tested in the laboratory environment and 
is scheduled for field trials on the New Zealand grid 
in the latter half of 1991. On-going development of 
the on-line analysis programmes and enhancements 
to the control and display workstations software will 
continue into 1992. 
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Legislation sets limits for harmonic levels on electrical power systems and provides the requirement specifications 
for harmonic measuring equipment. This paper describes an instrument developed to measure harmonic levels 
continuously in real-time and to assist in the resolution of harmonic problems. The instrument is based on 
the Intel Multibus II bus architecture, and uses three Intel single hoard computers, operating in parallel, to 
achieve continuous real-time harmonic analysis. The computationally intensive algorithms required to perform 
harmonic analysis are realized in this instrument by operating two of the boards in a stand alone mode (they 
are not running an operating system). The software development for these boards is discussed in detaiL This 
includes: the ability to load programs into a boards RAM over the PSB from an RMX board and execute them, 
message passing software to enable the transfer of large amounts of data over the PSB and to enable the transfer 
of general control messages, queue structures to burr·~r the tasks running on each board, and acquisition software 
to acquire data from a custom built data acquisition system over an SBX bus. The queues on each board are 
shared by multiple tasks, which must have mutually exclusive access to the queues to avoid corruption of data 
in them. The actual harmonic analysis application software (averaging and FFT algorithms for the stand alone 
boards) is also discussed, with particular emphasis on methods used to increase its execution speed. The final 
single board computer in this instrument runs the llMX II.4 operating system. The multiple tasks running on 
this board include the collection of data from the sl;and alone boards, the compaction and storage of this data 
to a mass storage device, and the transmission of harmonic data to a PC-AT for display via a general purpose 
interface bus (GPIB) connected to the boards SBXJus. All of the software for the Intel single board computers 
is written in either PL/M-86, ASM86 or PL/M-286. 
The paper discusses the use of this instrument in the field, based on field tests recently carried out, and 
finally the future development of the instrument using the Intel Multibus II bus architecture is discussed. This 
is likely to involve the modification and transfer of t he software to an Intel 520 system. It is expected that each 
board in this system will run the RMX operating>ystem, greatly simplirying the implementation of multiple 
tasks and message passing, and that the display of harmonic data will be achieved using the Intel real time 
graphics interface, or software running on a MultibJS II PC subsystem. 
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Abbreviations used 
Table 1 lists the abbreviations and their meanings used in this paper. 
PIC programmable interrupt controller 
PIT programmable interval timer 
M PC message passing coprocessor 
SCC serial communications controller 
DMA direct memory access 
CPU central processor unit 
CSM Central services module 
SBC single board computer 
PSB parallel system bus 
SBX system bus extension 
LOX local bus extension 
RAM random access memory 
EPROM erasable programmable read only memory 
CS code segment 
KB Kilobyte 
MB Megabyte 
GB Gigabyte 
FFT rast Fourier transrorm 
OFT discrete Fourier transrorm 
ASM86 Assembler 86 
PL/M86 Programming language M 86 
RS232 serial communication protocol 
GPm General purpose interrace bus 
BIST built in selr test 
SDM System debug monitor 
OEM Other equipment manuracturer 
RSVP repondez s'il vous plait [French: please reply] 
DSP Digital signal processor 
Table 1: Abbreviations 
1 INTRODUCTION 
An harmonic monitor is essential to police the harmonic pollution created by electricity consumers and it must 
comply with legislative requirements ir the results or the monitoring are to be used in any legal proceedings. 
New Zealand legislation provides the requirement specifications ror harmonic measuring equipment [11. The 
rollowing main requirements were derived rrom the legislation [21. 
• Measure the harmonic levels or six AC voltage and current waverorms up to the 50th harmonic, giving 
amplitude inrormation. 
• Input sampling should be synchronized to the power system rundamental component. 
• The harmonic processor should process a sampled time domain signal consisting or 4,5 or 6 consecutive cycles. 
These may be averaged to one cycle ror processing. 
• Should sample all six channels simultaneously. 
• The analyzer should sample as near continuously as possible. 
• Local display or at least one channel's spectrum or a display or one harmonic on all 6 channels. The display 
should also show the rundamental rrequency and whether this is within the limits ror harmonic monitoring set 
in the legislation. 
• Magnetic tape storage on a minute by minute basis. 
• Hard copy records or user selected results. 
A research group in the Electrical and Electronic Engineering department or the University or Canterbury has, 
over the last rour years, been developing an instrument that complies with these specifications. In April 1990 a 
prototype or the instrument was completed, which has since been used in field tests to monitor harmonic levels 
at various points on the New Zealand power system. 
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Other reatures such as the calculation and display or harmonic power and impedance, and the acquisition or 
an extra two channels (giving a total or eight input. channels) were included in the design, and with these, the 
instrument is not only useful in assessing legislative compliance, but is also a valuable tool ror ongoing research 
into power system harmonics. 
The harmonic monitor uses the Multibus II bus architecture ror it's processing requirements. A custom 
built data acquisition system acquires eight analogue signals obtained rrom power system current and voltage 
transrormers, and handles the task of locking the sampling rrequency to the power system rundamental rrequency 
(ror either 50Hz or 60Hz power systems). The dat'l. is processed by the Multibus II processors, and harmonic 
data are displayed using an IBM compatible PC/ AT. The harmonic monitor is illustrated in Figure 1. 
Analog 
Inpute Cuetoll built data acqulal-
tlon hardware 
Int.1 Nu I t1 bua JJ PC/AT har.onlc ba •• d cOllput.r dl.play eyet •• 
ey.t.1I 
Figure l: Tile harmonic monitor 
In 1985 Intel's Multibus II was adopted as the bus standard ror the parallel processing requirements or 
this instrument. These include data acquisition, FFT processing, storage and display. This decision was made 
because Multibus II was considered technically sup~rior to other bus standards, and with Intel's backing it was 
expected to become a widely accepted standard. With this acceptance we expected a range or Multibus II 
OEM products to become available. These included DSP processors, data acquisition boards and graphic cards. 
Unrortunately these did not emerge with the speed expected, which significantly slowed the projects progress. 
The system configuration or the present harmonic monitor is illustrated in Figure 2. Data is acquired over 
the SBX bus and averaged by the l86/ll0 prototyping board. This board runs as a stand alone board (it 
does not run an operating system) primarily to ac hieve high speed processing, and is controlled by messages 
rrom the master CPU (the isnC 286/100A). The prototyping board was used to avoid developing a complete 
data acquisition CPU board with a Multibus II interrace. The sortware running on this board is discussed in 
Section 2. This includes the data acquisition and averaging software, and bootstrapping the board to execute 
a bootstrap loading program arter a reset or when the board is powered up. 
Averaged data rrom the l86 board is message passed to the iSOC 386/l20 board ror FFT analysis. Originally 
the RTI-980 array processor board was intended to be used to compute the FFT or the averaged data, however 
when problems with it's availability were experienced, a 20MlIz 386 board was used. Again this board runs 
as a stand alone board (it does not run an operating system) to achieve high speed processing. The sortware 
development for this board is discussed in Section 3. This includes the development or bootstrap loading 
programs, serial communications, and message passing software. The application software running on the 386 
board is discussed in Section 4. 
Harmonic data rrom the 386 board are messag'~ passed to the iSOC 286/100A board, which runs multiple 
tasks such as collecting data rrom the stand alone boards, controlling the stand alone boards, compaction and 
storage or harmonic data to the 40MO Winchester hard disk, and the transmission or harmonic data to the 
PC/AT ror display via a CPIB bus connected to the boards SOX bus. This boards runs tlte RMX 11.4 operating 
system which handles the multiple tasks in real time as well as providing system calls ror message passing and 
disk access, which speed up the application sortware development. The 286 board sortware is discussed brieny 
in Section 5. 
2MB or off board memory is provided by the MEM/320 board via the' LOX bus, and the iSOC l86/224A 
multi-peripheral controller provides access to various types or mass storage media. These are: a 40MO Winch-
ester disk, a 360KB floppy disk, and a quarter-inch 60MB streaming tape used ror system backups and data 
archiving. 
Both the stand alone boards are configured so that their sort ware executes in RAM, which is raster than 
executing in EPROM as it is not necessary to inser~ wait states. Down-loading software was developed ror both 
the boards. This enables a program to be loaded ir;.lo a board's RAM, over the PSO rrom the RMX board, and 
executed. The development or tltis down-loading sortware is discussed in Section 3.3. 
The 386 board is operated in the real mode which allows the 80386 CPU to support the same programming 
176 APPENDIX A COLLECIl!D PAPERS ON TIlE CHART SYSTEM. 
model as the 8086. It therdore supports the execution of 8086 programs. This enables the portability of software 
between the 186 and 386 boards. The code for these boards is written in PL/M86 and ASM86. All code for 
the 286 RMX board is written in either PL/M286 or ASM286. 
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Figure 2: Harmonic monitor system configuration 
2 186/110 PROTOTYPING BOARD SOFTWARE 
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The prototyping board perrorms four main tasks. These are: the acquisition of data over the SBX bus from the 
data acquisition system, the averaging of 4, 5 or 6 cycles of data, the message passing of data to the 386 board, 
and the control of the data acquisition hardware (primarily the automatic control of front end gain devices). 
These tasks are illustrated in Figure 3. Averaging is performed to reduce the amount of data and to enhance 
the periodic (harmonic) components in the acquired signal [3] [4]. 
The input buffer of Figure 3 is shared by three tasks which run concurrently and which therefore must have 
mutually exclusive access to the data in the buffer. Mutual exclusion was achieved by setting up a circular 
buffer of 4,5 or 6 blocks, corresponding to the number of cycles to be averaged, illustrated in Figure 4(a). Data 
consisting of one cycle of the power system fundamental is transferred to each block consecutively. When full, 
a block is released to the averaging task which takes the data from the block and adds it to an average data 
packet. The block is then reserved for data acquisition again (using Hags). When 4, 5 or 6 blocks have been 
acquired and averaged, the average data packet is added to the out.put queue. This occurs when the processor 
is free from acquiring and averaging. 
The data acquisition task is interrupt driven and therefore has a higher priority than the remaining three 
tasks, which essentially have equal priority. Because the process of data acquisition, averaging and message 
passing is unique (each task occurs at one particular time for a constant time), they run in a set order and task 
scheduling does not present a problem. 
The data acquisition and averaging tasks (discussed in Section 2.1) are the most CPU intensive, with each 
requiring approximately 20 percent of the available time to run. The software is set up so that these run 
continuously, and when the CPU is free, the message passing and hardware control tasks run. Message passing 
requires only a small amount of CPU time, as it is mainly performed by the 1\1 PC and the DMA controller. 
The averaging task essentially follows the acquisition task around the input buffer as depicted in Figure 4(a). 
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2.1 The Data Acquisition and Averaging Tasks 
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To read each sample rrom the data acquisition hardware arter each analog to digital conversion is too slow, 
as there is a large overhead involved in setting up the hardware and reading one sample rrom the analog to 
digital converter output. Burst transrers enable more efficient data transrer. These are perrormed by repeating 
primitive operations in hardware. PL/M86 provide:, a call (blockinword) that does this, enabling very rast data 
transrer over the SBX bus. To make a burst transrer possible, the data acquisition hardware incorporates a 
FIFO buffer which interrupts the 186 board's CPU when it contains one cycle or data. The CPU then transrers 
one cycle (128 samples x 8 channels = lO24 sampl~s) into the input buffer. This is illustrated in Figure 4(b). 
Ultimately DMA will be used to transrer data rrom the data acquisition FIFO buffer into the 186 board's 
memory, rreeing the CPU ror other tasks. 
The data averaging task involves adding one block or data to another, without dividing through by the 
number or blocks added, as this ensures that the ti me domain data is scaled to produce accurate results rrom 
the FFT algorithm, discussed in Section 4.2. 
The averaging routine was written in assembler where primitive string operations are set up and repeated 
in hardware, producing code that executes extremE: Iy rapidly. 
2.2 Bootstrapping the 186 Board 
The BIST test handler in the 186/llO board's EPROMs looks at the address FFFF 0008h in the BIST EPROMs 
ror a pointer to a BIST customization structure (BeS) [8]. The BCS can be used to execute sortware automat-
ically arter executing the BISTs. 
A BCS was written in ASM86 and linked with a PSB hexadecimal down-loading program (discussed in 
Section 3.3). It was then located at the start or EPROM. The BCS address was programmed into location 
FFFF 0008h or the BIST EPROMs. The BCS points to the start or the 186 board PSB hexadecimal down-
loading program, which is executed arter the BISTs rollowing a reset or when the board is powered up, allowing 
code to be loaded into the 186 board's RAM rrom the 286 board. 
3 iSBC 386/120 BOARD SOFTWARE DEVELOPMENT 
This section discusses the development or sortware ror the stand alone 386 board. The discussion includes 
bootstrapping the 386 board (Section 3.1), the development or serial communication with the board (Section 3.2), 
and the development or down-loading sortware to loa.d code directly into the 386 board's RAM. This was achieved 
in two stages: firstly down-loading via the serial pert, and secondly, down-loading over the PSB rrom an RMX 
board. Both stages are discussed in Section 3.3. Finally the development or solicited message passing is discussed 
in Section 3.4. This section also discusses general concepts involved in solicited data transrers. 
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Figure 4: (a) The circular input buffer arrangement showing the averaging task following the data acquisition 
task for 5 cycle averaging. (b) The data acquisition system FIFO arrangement to allow burst transfers of data 
over the SBX bus 
3.1 Bootstrapping the 386 Board 
The 386 board's BIST EPROMs are located in the top 128KB of the 4GB CPU address space, as shown in the 
memory map of Figure 5. To enable the 386 board to execute code after running the BlSTs a program table [10] 
was made in ASM86 and located at FFFF FF20 using a locator. This table contains the start address of the 
program (user code) that is to run after the BISTs. 
Initially a bootstrap program was written and combined with the program table. This was located in the 
top 64KB of EPROM as shown in Figure 6(a) at FFFF OOOOh. This program is pointed to by the program 
table and therefore runs after the BISTs. The bootstrap program is written in ASM86 and copies the top 
64KB of EPROM into the top 64KB of RAM and executes, in RAM, the application software which was also 
located in the top 64KB of EPROM, above the bootstrap program at FFFF OlOOh as sllOwn in Figure 6(a). 
The application software executes rapidly in RAM compared to EPROM as wait states are not inserted. 
The program table and bootstrap program were located using the locator and Intel hexadecimal code was 
generated from the located code. This code was merged with the original BISTs (using a specially written 
hexadecimal code merging program) and with the actual application program (written in PL/M86, located above 
the bootstrap program and converted to hexadecimal code) to produce the final EPROM contents, depicted in 
Figure 6( a), which was then piogrammed into the EPROMs. This process is illustrated in Figure 6(b). 
The bootstrap program essentially establishes code in the lowest 1MB of memory (RAM) before executing 
it by executing a long jump. 
3.2 Implementing Serial Communications With the 386 Board 
After writing the necessary bootstrap code to establish and execute application code in RAM, the application 
code itself was written. 
To begin with, a program enabling communication with the iSBC386/120 board via a terminal using the 
RS232 port was written. This required programming the 8751 SCC and 8259 PIC hardware devices on the 
board to build up high level calls. These were programmed during the initialization stage of the application 
program. Initialization of software and of hardware devices on the board is essential for it to function correctly. 
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Communication is achieved by reading and writing rrom or to the interconnect space and character input is 
achieved using an interrupt handler. The RS232 interrupt vector was set to point to the interrupt handler 
routine during initialization. 
The resultant module provided high level calls such as those shown in table 2. 
call write$string(@(19,'This is an example',CR,LF)); 
char = get$char; 
Table 2: PL/M86 serial communication calls. 
The application program was compiled, linked with object modules, located at FFFF 0100h, and converted 
to Intel hexadecimal rormat. Linking was perrormed to combine all object modules and the resulting relocatable 
object module was located to an absolute object module and converted to hexadecimal rormat ror programming 
into the EPROMs. 
The program development cycle used to develop programs ror the 386 board is shown in Figure 7. 
Arter a program's source code has been written, it is compiled, linked, located, and converted to Intel 
hexadecimal rormat. As described in Section 3.1, It is merged with the BISTs and the bootstrap program and 
loaded into EPROMs. The EPROMs are then placed into the 386 board which is then powered up and the 
program tested. rr it does not operate satisractori Iy, the source code is modified and the process or compiling 
and programming EPROMs is repeated until it is ~;atisractory. A typical program may require several iterations 
round the modiry loop, and because EPROMs must be erased and reprogrammed each time, it can take a 
considerably long time to develop a simple progran. 
3.3 Development of Down-loading Software 
The delay involved in each iteration can be signifio.ntly reduced by loading a program directly into RAM rather 
than programming EPROMs. A program was written that used the serial communication procedures described 
in Section 3.2 to load a program via the 386 boards's serial port, rrom another computer, into RAM. The 
sortware running on the board then comprised the bootstrap program running in EPR.OM which establishes 
and executes a bootstrap loader in RAM. This bootstrap loader then waits ror Intel hexadecimal records rrom 
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the board's serial port, which it decodes, placing data tfrom data records) at the appropriate address, noting 
the codes start address (from the start address record), and beginning program execution when it encounters 
an end of file record. 
The hardware configuration for this is illustrated in Figure 8(a), with the software flow illustrated in Fig-
ure 8(b). Figure 8(c) shows the resulting memory map at the completion of 8(b). This process reduces the 
delay indicated in Figure 7, circumventing the tedious programming of EPROMs. 
With the decreased program development time, unsolicited message passing over the PSB was developed. 
This required the programming of the MPC and PICs which was implemented in a module which provided high 
level calls to send and receive unsolicited messages. 
Using the unsolicited massage passing ability, the serial hexadecimal down-loading program was modified to 
load programs over the PSB from the iSBC286/100A board which runs RMX286 11.4. A program was written 
to execute on the 286 board which read the hexadecimal code from the hard disk and passed it to the 386 board 
using unsolicited messages. 
This PSB hexadecimal down-loading software was extended to the 186/110 prototyping board (linking to 
the 186 boards object modules - because of different hardware) to enable loading of code from disk into the 
186 boards RAM also. This reduced the delay indicated in Figure 7 to approximately one minute, significantly 
improving the software development capabilities of the system. At power up each board is reset by the 286 
board, which loads the appropriate software into each board's.RAM [rom harddisk. or the user can reset and 
load code to either board when required. 
3.4 Development of Solicited Message Passing for the Transfer of Large Amounts 
of Data Over the PSB 
Solicited messages enable the transfer of large amounts of data between boards over the PSD. RSVP solicited 
messages [11} are used which require buffer negotiation using unsolicited messages as illustrated in Figure 9(b). 
The actual message passing is implemented in a message passing module separate to the application software, 
thereby hiding the mechanics of message passing from the application. This is illustrated by the layered model 
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shown in Figure 9(a). The message passing module sits below the application code. If, for example, the 
application running on the 186 board wants to send data to the 386 board, it calls the necessary routine in 
the message passing module, which in turn programs the DMA controller and sends and receives the n~cessary 
unsolicited messages involved in a solicited transfer using the MPC (and a data link protocol). The messages 
are received by the 386 board's MPC and interrupt the processor. An MPC interrupt handler in the message 
passing module decodes the messages, eventually making the received data available to the application running 
on the 386 board. 
Figure 9(b) illustrates an RSVP solicited messa.ge transfer. A transfer is initiated by the board requiring 
data sending an RSVP request unsolicited messag£: to the sending board. This interrupts the sending board 
which decodes the RSVP request. If it has data to send, it programs it's DMA controller to send the data and 
sends a buffer request unsolicited message to the receiving board. Otherwise it stores the RSVP request until it 
has data to send. The buffer request interrupts the receiving board, and if it has sufficient memory available to 
receive the data it sets up it's DMA controller to receive the.data and sends a buffer grant unsolicited message 
to the sending board. If it does not have sufficient memory available, it sends a buffer reject unsolicited message. 
The buffer grant is not seen by the transport laye)' on the sending board, but automatically begins the data 
transfer between the memories of each board using their respective DMA controllers. On the last transfer, the 
processor of each board is interrupted, indicating that the solicited data transfer is complete. 
4 386 BOARD FFT SOFTWA.RE 
4.1 Multiple Tasks on the 386 Board 
The 386 board performs two main tasks. Firstly, t.he computation of the DFT of one averaged cycle of data 
for six channels using an FFT algorithm as discussed in Section 4.2, and secondly, message passing tasks to 
send and receive data. Time do'main data represenl~ing one averaged cycle of each input channel is received as 
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memory map after serial down-loading. 
a packet from the 186 board. The FFT of this is then computed and the resulting frequency domain packet is 
sent to the 286 board. 
Queues were set up to buffer the FFT tasks and to buffer the message passing tasks sending and receiving 
data. Because these multiple tasks run concurrently and share data in the queues, their access to the data 
must be mutually exclusive. Mutual exclusion was achieved by designing the task structure around the RSVP 
solicited message transfer and using flags to ~ont~ol access to queues. This is obviously inflexible, although to 
build up an elaborate scheme for mutual exclusion would be equivalent to building part of an operating system 
which would add unnecessary processing overhead and software development time. 
Figure lO(a) depicts the solicited message passing arrangement between the three main processor boards 
in the harmonic monitor. Time domain data is acquired by the 186 board and passed to the 386 board using 
RSVP solicited messages. This computes the FFT and sends the resulting frequency domain data to the 286 
board, also using RSVP solicited messages (discussed in Section 3.4). The queues and FFT algorithm on the 
386 board were structured as shown in Figure 10(b). 
The 386 board application software begins the message passing process by sending an RSVP t.o the 186 
board, which eventually replies with the buffer request (6);. The :l86 board then reserves room in it's time 
domain (input) queue, sets up it's DMA controller for data input and sends a buffer grant to the 186 board. If 
it's time domain queue is full, it sends a buffer reject. The buffer grant ( (c) ) initiates the data transfer, and 
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when this has completed (indicated by the interrupt (c);), the time domain queue input pointer is updated and 
another RSVP is sent to the 186 board. 
Data is removed rrom the time domain queue independently or data arriving in it. The application program 
obtains a pointer to the data in the queue output but does not update the queue output until the FFT or this 
data has been computed and the result added to th(: rrequency domain (output) queue. lr an entry is removed 
rrom a rull queue, an RSVP is sent to the 186 board to obtain more time domain data. 
When the 386 board receives an RSVP request rrom the 286 board (indicated by the interrupt (1);), it 
responds with a buffer request and sets up its DMA controller, with data from the frequency domain queue 
output, ror data output. Ir the rrequency domain qleue is empty, it stores the RSVP request and waits until 
data is added to the queue berore sending a buffer request and setting up it's DMA controller. A butTer grant 
( (3) ) sent rrom the 286 board initiates the data transfer. The interrupt (3); indicates that the data transfer 
is complete, and the frequency domain queue output. pointer is updated. 
The actual FFT algorithm is discussed in the rollowing section (Section 4.2). 
4.2 The FFT Algorithm 
A 128 point radix-2 FFT algorithm [5] [6] is used to find the DFT or each cycle of data. This is followed 
by routines which compute the magnitude and pha.:;e or the complex output data and which compensate the 
magnitude and phase results to account ror the non-unirorm rrequency responses or power system transducers [3]. 
The algorithm was originally implemented using floating point arithmetic, although this was too slow ror this 
real-time application. The algorithm was then modified to use fixed point (integer) arithmetic, using registers as 
much as possible and avoiding reference to memory. This improved the codes execution speed significantly. Look 
up tables were also used to improve execution speec and the code was hand optimized in assembler (ASM86), 
resulting in an algorithm rast enough ror this appi:cation. Timing tests or the FFT algorithm operating on 
the 20MHz 386 board with the overhead or message passing show that the board can compute the FFTs or six 
channels in approximately 50 percent or the availab:e time. 
The input time domain data to the FFT algorithm is represented by integers, requiring 16-bit representation. 
The multiplication or two or these integers can poss: bly result in an overflow. To avoid this problem, the most 
significant 16-bits or the 32-bit result (rrom a 16-bit by 16-bit multiply) were taken as the multiplication result. 
This requires that the input data be scaled to occupy the rull 16-bits ir precise results are required. 
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5 iSBC 286/100A BOARD SOFTWARE 
The 286 board runs the RMX 11.4 operating system. This allocates CPU time to multiple tasks running on 
the board, enabling the system to operate in real-time. The main tasks involve the collection of harmonic 
data from the 386 board using RSVP solicited messages, discussed in Sections 3.4 and 4.1, compacting the 
harmonic data and storing it on the hard disk, the transmission of the data to the PCI AT for display, and 
handling exceptions from the stand alone 186 and 386 boards. The software running on this board also sends 
a configuration message to the 386 board containing tables for compensation of harmonic data, discussed In 
section 4.2, and sends start-up messages to both stand alone boards to begin data acquisition and analysis. 
6 CONCLUSION 
A working prototype of the instrument, completed in April 1990, hilS since been used in field tests conducted at 
a New Zealand substation and further field tests are planned for the end of the year. The initial test was more 
a logistical exercise rather than one to perform a specific measurement to resolve an harmonic problem. Results 
from the instrument were compared with results from other harmonic analysers and were found to be the same. 
A considerable amount of harmonic data was also stored for analysis in the laboratory. although an important 
feature in future developments of the instrument will be on-line analysis to avoid collecting and analysing data 
at a later time. 
Programming boards without an operating system required a lot of work and consequently the software 
development was slow. This is not practical for a commercial product, but provided an interesting educational 
exercise in this case, giving an appreciation of the RMX operating system - particularly in the areas of Multibus 
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II message passing and real-time multi-tasking. 
The next stage in the development of the instrument will be the modification and transfer of the software 
to an Intel 520 system. The processing requirements will be met by three 386 based single board computers, 
with each board running the RMX operating system. This will simplify the writing of software to run multiple 
tasks on each board, and the system calls provided by RMX will allow a more flexible design. The data will 
still be acquired over an SBX bus from the custom built data acquisition system, although DMA transfer will 
be used to free the CPU for other tasks. 
Initially the Intel real time graphics interface waa to be used as the display for harmonic data, however the 
use of the Multibus II PC subsystem with a MultiblJS II interrace has also been investigated. The commercial 
analysis package ASYST will be added to this PC board to allow flexible design of the user interface. 
The possibility of building a DSP based harmonic analyser with a DSP in the front end of each data 
acquisition channel is also being examined. 
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Abstract 
The harmonic measurement field test conducted using the HAIP harmonic monitoring instru-
ment during July of 1990 ia reported. The test showed that the HAlP harmonic monitor can be 
moved from the laboratory to the field and used to make harmonic measurements when interfaced 
to a power sys·tem using Design Power's fibre optical measuring system. Iasues concerning correct-
ing for the fibre optical measuring system's highly non-uniform frequency response are discussed 
in detail, and it is shown that this measuring system introduces a large error into the fundamental 
component, making reliable measurement of the fundamental almost impossible. Relations relating 
results from the HAlP harmonic monitor to actual power system voltage and current are developed 
and preliminary results from the test are presented. The future development of the instrument 
based on features relevant to this test is summarised. The Islington end of the Islington to Twizel 
transmission line was monitored throughout the test. 
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1 INTRODUCTION 
This document reports the results of the harmonic measurement field test conducted a.t the Isling-
ton substa.tion between July 23 a.nd 26, 1990. The harmonic mea.surement equipment (hereina.fter 
referred to a.s the harmonic monitor) developed by the Electrical a.nd Electronic Engineering de-
pa.rtment of the University of Ca.nterbury under the Harmonic Analysis a.nd Instrumenta.tion Project 
(HAIP) [1], [2], [3], [4] wa.s used in the test. 
The test wa.s primarily a. logistical exercise to demonstra.te tha.t the harmonic monitor ca.n be moved 
from the la.bora.tory environment to the field a.nd used to ma.ke harmonic mea.surements. Associa.ted 
with the logistical exercise wa.s the need to show tha.t the harmonic monitor ca.n be connected to Design 
Power's fibre optical mea.suring system to produce va.lid results. This wa.s a.chieved by compa.ring the 
ha.rmonic monitor's results with Design Power's existing harmonic mea.suring equipment (3 NOWA-ls 
controlled by a. PC / AT). The configura.tion of the harmonic monitoring equipment a.nd its connection 
to the fibre optical measuring system is deta.iled in Section 2, with a. discussion of the fibre optical 
mea.suring system given in Section 3. Moreover, the test provided the first opportunity to rela.te the 
ha.rmonic monitor output to a.ctual power system volta.ges a.nd currents. The development of rela.tions 
rela.ting observed results from the monitor displa.y to power system volta.ges a.nd currents is given in 
Section 4. 
The empha.sis of this document is not on presenting a.ctual harmonic levels with their subsequent 
a.nalysis from the system monitored, but ra.ther discusses the pra.ctical issues concerned with moving 
the harmonic monitor to a. substa.tion or power sta.tion, connecting it to the power system, a.nd using 
it to produce meaningful results. A considera.ble a.mount of ha.rmonic da.ta. wa.s stored while monitor-
ing a.nd the a.nalysis of this da.ta. is currently underwa.y in the Electrical a.nd Electronic Engineering 
Depa.rtment. Preliminary results from the field test are presented in Section 5. Section 6 discusses 
the future development of the harmonic monitor, based on the experience ga.ined from this field test. 
The Islington substa.tion was considered a. suita.ble loca.tion to conduct the initial field test beca.use 
of i~s proximity to Ca.nterbury University a.nd beca.use it has a. 220KV bus with lines linking ma.jor 
South Isla.nd genera.tion points a.nd loa.ds a.s illustra.ted in Figure 1. It's 220KV bus is also linked via. 
Twizel to Benmore which, beca.use of it's converters, is a. source of ha.rmonics. The Islington to Twizel 
line wa.s monitored throughout the test primarily for protection rea.sons - the circuits from Islington to 
Twizel through Teka.po B a.nd Bromley ma.inta.in system security in the event of harmonic monitoring 
equipment ca.using protection to opera.te on the Islington to Twizel line. 
1 
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2 SYSTEM CONFIGURATION 
The current transformer (CT) and voltage transformer (VT) connections to the Is}ington to Twizel 
line are shown in Figure 2. Existing magnetic CTs were used to measure the line currents of all three 
phases and capacitor VTs (CVTs) were used to measure the voltage of each phase of the 220KV line. 
The CTs used have a reasonably 'fiat' frequency response across the range of interest (from 50Hz 
to 2500Hz), although the CVTs used have unknown non-linear frequency responses, rendering any 
results unsuitable for rigoroJs analysis [5], [6], [7]. However, because the analysis of harmonics was 
not the primary consideration, as explained in Section I, these VTs were suitable for this test. The 
Design Power special purpose capacitive divider VTs normally used for har:monic measurements were 
not available as they were not functional at the time of testing. 
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Figure 2: Current transformer (CT) and voltage transformer (VT) connections 
The voltage signals obtained from the CTs and VTs were transmitted to the harmonic measuring 
equipment as illustrated in Figure 3. Design Power's fibre optical measuring system consists of the 
filters, fibre optical cables, and buffers. The filters (together with fibre optic transmitters) are housed 
in two steel filter cabinets situated next to the measurement points in the switchyard as shown in 
. Figures 4 to 6. 
Each filter cabinet is supplied with power from distribution outlets situated in the switchyard. The 
filters and the fibre optical transmission equipment are discussed further in Section 3. 
The fibre optical cables were run from the monitoring site where the harmonic monitors were sited 
(the relay room next to the control room) through existing ducting to the measurement points in the 
switchyard. Figure 7 shows the harmonic monitoring instrumentation located in the relay room. On 
the left is the Design Power equipment consisting of 3 NOWA-l harmonic analysers controlled by a 
PC/AT, with the HAIP harmonic monitor on the centre right. This consists of the data acquisition 
system, the Multibus II based computer system, and the PC/AT [1], [2], [3]. The fibre optical receivers 
and buffers are situated between the two harmonic monitoring systems. The orange cables connected 
to the receivers and buffers are the fibre optical cables, which are stored on the reels visible in the 
bottom of the photograph. The outputs of the buffers are connected to both the Design Power NOW A-
Is and the HAIP harmonic monitor, using single ended connections and BNC connectors, to facilitate 
a comparison of the two systems. 
To satisfy New Zealand harmonic legislation [8], [9], the power system voltage and current signals 
must be sampled coherently [IJ, [2], (3J, [10J, (11], (12], which, because the filters dramatically attenuate 
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3 phase l/oltaQe 
and current inputs. 
Filters 
F·ibre oPtic 
c:ables. 
Buffers 
NOWA 1 f..---------...l...-------------I 
x3 
193 
HAIP 
Figure 3: Connection of the harmonic monitors the Design Power's fibre optical measuring system. 
the fundamental component in these signals, mea.ns that the harmonic monitor requires an external 
synchronising signal that follows the power system frequency. This was simply obtained from the 240V 
substation supply (which was also used as the power supply to the harmonic monitor). However, 
this is not possible at power stations where the station supply is provided by auxiliary generators 
(Benmore for instance). In this situation the outP'lt of a spare VT can be used to provide the external 
synchronising signal. 
New Zealand substation power outlets use Re:rrolle sockets, whereas the HAIP harmonic monitor 
power supply uses a standard New Zealand 3 pin plug. A Reyrolle plug to 3 pin socket converter is 
therefore required to enable harmonic monitoring. 
The harmonic measurements performed were limited to 3 voltage channels and 2 current channels 
instead of the nominal 3 current channels. This was due to a fault in one channel of Design Power's 
current channel filters which was external to the HAIP harmonic monitor. The HAIP harmonic 
monitor was configured to acquire, analyse, monitor, and display the full six channels, although, 
because of the Design Power fault, was operated with one zero input channel. To demonstrate that 
this channel of the harmonic monitor was operational, the signal connected to channel 5 was briefly 
connected to channel 6, which performed correctl:r. 
194 
Above: The current channel filter 
cabinet loca.ted in the switch yard 
next to the CT post. Right: An 
Engineer inspects the current 
channel filter cabinet before 
dosing it to begin monitoring. 
Figure 4: 
\1':'1';),\' '(lIIT,'Ti'Il!\\I'U{."')' nrr:C'iL\KT'iYSTIM. 
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Above: The current channel filter cabinet. The cables connecting this to the spare CTs are situated 
on the right. Inside the cabinet are the current channel filters, the optical transmitters, and the power 
supplies for the active current channel filters. The precision resistors (Section 4.2.2) also inside the 
cabinet are not visible. The orange cables on the left are the fibre optical cables linking the harmonic 
monitoring instrumentation and filters. Belo1J;: The voltage channel filter cabinet. Inside the cabinet 
are the voltage channel filters and the optical transmitters. Power supplies for the passive voltage 
filters are not required. The fibre optical cable is visible in the foreground. 
Figure .5: 
6 
Left: Current channel filter connections to the spare CTs on the CT post. Right: A Technician 
connects the voltage channel filter cabinet to the VT connections at the protection kiosk. A VT is 
visible in the foreground. 
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The harmonic monitoring instrumentation. On the left is the Design Power equipment (3 NOWA-ls 
and a PC/AT), with the HAlP harmonic monitor in the centre right. 
Figure 7: 
8 
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3 THE FIBRE OPTICAL HARMONIC MEASURING SYSTEM 
Design Power's fibre optical harmonic measuring system is used to safely interface harmonic moni-
toring instrumentation to VTs and CTs on an EHV power system. A typical harmonic measurement 
arrangement using this system is illustrated in Figure 8. The equipment is owned and operated 
by Design Power and consists of filters, optical transmitters, fibre optical cable, optical receivers, and 
buffers. It is an FM system, requiring an analog voltage input and providing an analog voltage output, 
and is specifically intended for analysis of signals on in-service high voltage equipment. The optical 
transmitters, receivers, and fibre optical cable were manufactured and supplied to Design Power by 
the Swiss company Triskelion AG. The filters and buffers are a Design Power addition, carried over 
from the New Zealand Electricity MAC-8 Harmonic Measuring System [131. The filters are discussed 
in Section 3.2. 
Op tical I __ c=F::ib::r::e=o::p::t::ic::a=1 c::a::b='e==:::J--_--1 
transmitter r 
Optical 
receiver 
,--__ -, To harmonic 
monitor 
Buffer 
Figure 8: One channel of a typical harmonic measuring arrangement using the fibre optical harmonic 
measuring system. 
3.1 Specifications 
Limi ted information pertaining to the fibre optical transmission system has been supplied by Design 
Power. Included in this information are the specifications summarised below. 
• Dynamic response 
• Signal to noise (max. signal) 
• Frequency range 
40 dB 
46 dB 
DC to 150 kHz (3 dB) 
What is significant about these specifications is that the transmission system currently used to 
carry power system voltage and curren t signals from the measurement point to instrumentation for 
harmonic analysis has a dynamic range of 40 dB. To meet the legislative requirements [81. the voltage 
and current signals must be acquired with a dynamic range of at least 60 dB [1.], [13], which means 
that the fibre optical transmission system '5 dynamic response is too low. 
Design Power circumvent this problem by preceding their transmission system with high pass 
filters. The filters attenuate the fundamental frequency [13] to reduce the measured signals' dynamic 
ranges, enabling them to be transmitted by the fibre optical system without significant degradation 
caused by it's limited dynamic range. The filter magnitude response (combined with the optical 
transmission system and buffers) of the red phase channel is shown in Figure 9(a). The filters for the 
three voltage channels are identical in design. The Current channel filter and transmission system 
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magnitude response of the red phase is shown in~igure 9(b). These filters are also identical in design, 
but are different to the voltage channel filters. The reason for this difference can not be established. 
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Figure 9: Red Phase Channel Filters: (a) Voltage, (b) Current. 
3.2 Pre-filtering to Enhance Harmoni.cs 
The high pass filtering technique used by the Design Power system has been recommended [6J for 
use in systems with limited dynamic range, but requires compensation for the filters' responses if the 
harmonic results are to be related back to actual system parameters. This is achieved by multiplying 
the harmonics by the inverse filter responses, implemented in practice by multiplying harmonic results 
by lookup tables, determined from the filters i:[J. the laboratory. The phase response of the filters is 
compensated for by adding the inverse filter phase responses to the harmonic phase results.. This 
compensation is a straightforward process requiring minimal computation and was used in this field 
test. The lookup tables used are listed in Appendix A. 
These filter compensation lookup tables only contain compensation data for a fundamental fre-
quency of 50.00Hz and harmonics of this. B,ecause a power system is dynamic, it's fundamental 
frequency varies continuously around the nominal frequency of 50.00Hz. As the power system fre-
quency varies, the harmonics move on the filter response curves of Figure 9. The filter response for 
low order harmonics is so steep that as they Dlove on the response, their magnitude changes, intro-
ducing an error into the results from harmonic analysis, even after compensating for the filters using 
the method discussed previously. This effectls so pronounced that it was visible on the harmonic 
monitor's display during testing - as the powel· system frequency increased, the low order harmonics 
were seen to increase, and conversely, as it deceased, the low order harmonics were seen to decrease. 
The error introduced by this phenomenon is, however below that set in New Zealand legislation [8]. 
The derivation of equations giving the error in harmonic voltage and current is given in Appendix B, 
with the error in the first five voltage and current harmonics listed. Although the error in harmonic 
voltage and current is actually quite low, the e~~ror in the fundamental voltage is approximately 3% of 
the nominal phase-neutral system voltage, and the error in the fundamental current is approximately 
60% of the line current. 
If the fundamental magnitudes and phases are required it is necessary to use 'dynamic compensa-
tion' to reduce the error in them. This can be ir:lplemented in two ways. Filters with inverse magnitude 
and phase responses to the voltage and current channel filters can be inserted into the analog signal 
path preceding the harmonic monitor, thereby dynamically compensating for the fundamental and all 
10 
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harmonics. Alternatively, the fundamental components can be dynamically compensated in software 
after harmonic analysis by fitting interpolating functions to the voltage and current channel filter 
responses about the fundamental. These functions are dependent on system frequency and must be 
evaluated each time the fundamental is to be compensated. 
The fundamental components are required to find individual harmonic percentages (Equation 1), 
total harmonic distortion (Equation 2), equivalent disturbing voltage (Equation 3), and equivalent 
disturbing current (Equation 4) [5], [6]. 
c~ = lOOCn %. 
Cl 
1 EDV=-Paoo 
1 EDI=-Paoo 
(1) 
(2) 
(3) 
(4) 
New Zealand legislation, however, relates these quantities to the nominal system voltage (for 
voltage harmonics), or simply uses absolute Amps. (for current harmonics) and therefore does not 
require the fundamental components. For example, the fundamental component (cd in Equations 1 
and 2 is repla.ced by the nominal system voltage and the summations in Equations 3 and 4 are between 
the second harmonic (n = 2) and the 50th . 
11 
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4 THE RELATION OF OBSERVED RESULTS TO ACTUAL 
POWER SYSTEM VOLTAG]8] AND CURRENT 
4.1 Data Acquisition System Input 
The HAIP harmonic monitor processing is arrange,d so that a sine wave input of the ma.ximum allow-
able amplitude (±10 Volts peak) produces a full scale output (the first harmonic is the only visible 
harmonic and reaches full scale which is 10 divisions). 
For the general case where a particular harmonic indicates n divisions on the display, with 0 $ 
n $ 10, the contribution of that particular harmonic to the input' voltage is given by the equation 
where 
Vin = ~: Vpeak, 
10 
Vpeak = 10Volt.s. 
Substituting Equation 6 into Equation 5 yields 
Vin = n. 
If the front end of the data acquisition system hal; a gain of 9, then 
V . n In =-, 
9 
(5) 
(6) 
(7) 
(8) 
and the rms contribution of a particular harmonic 1:0 the signal acquired by the data acquisition system 
is given by 
Vin(rm.s) =: ; Volt.s. 
v 29 
(9) 
The signals from the VTs and CTs are pass.ed through filters which severly attenuate the low 
order harmonics - particularly the fundamental frequency. This distortion is compensated for in the 
frequency domain by multiplying the harmonic re:;ults by the filters' inverse transfer functions (in the 
fonn of compensation tables) as illustrated in Figl;cre 10. The filtering and compensation are discussed 
in greater detail in Section 3. The compensation tables were calculated from the filter responses 
determined in the Electrical and Electronic Engineering Department laboratory before the tests, and 
are listed in Appendix A. The results displayed (7't) can therefore be related directly to the measured 
signal, Vin (derived from the VTs and CTs). Tt..e filter compensation tables incorporate the filters, 
the fibre optical transmission system, and the bufrers shown in Figure 3. Because the filters in Design 
Power's fibre optical measuring system are compensated for, Equation 9 is still valid, and the displayed 
results can be related directly to the filter input voltages. Filter compensation is discussed in more 
detail in Section 3.2. 
[
0". 
r----......., .elJutlttlon f-----~ 
.na oroeesstl"lO 
Oi SD lay (n) v~ Filter 
Figure 10: Filter compensation 
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4.2 Relating Displayed Results to System Voltage and Current 
4.2.1 Determination of Line Voltage 
The VTs are connected between phase a.nd neutral of each phase as depicted in Figure 11, giving a 
secondary voltage 
Vp V. = -, (10) 
a 
where Vp is the primary VT voltage or line phase to neutral volt~ge and a is the VT ratio. 
Vp 
Figure 11: VT connection 
Since the filter input voltage is known (Equation 9, Section 4.1) it is possible to find the system 
phase voltage. 
Substituting Vin( rm,,) of Equation 9 for V. in Equation 10 gives 
Rearranging this equation gives 
n Vp 
../2g = -; 
na 
Vp ( rm,,) = In Vol t". 
v2g 
( 11) 
(12) 
Given the VT ratio and the data acquisition system gain, the harmonic voltage corresponding to 
a displayed harmonic can be determined using Equation 12. 
4.2.2 Determination of Line Current 
The current transformers give a secondary current 
Ip I~ =-, 
a 
(13) 
where Ip is the primary CT current or line current and a is the CT ratio, illustrated in Figure 12. 
Is 
~ R~ tv F i 1 te r 
2400: 1 
Ip 
Figure 12: CT connection 
This secondary current is passed through a precision wire wound resistor, producing a vol tage 
13 
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V:= I.R, 
where R is the resistor's resistance in Ohms. Substituting Equation 13 into Equation 14 gives 
V == IpR. 
a 
203 
(14) 
(15) 
The filter input voltage is given by Equation ~I (Section 4.1). Substituting Vin(rm.!) of Equation 9 
for V in Equation 15 gives 
Rearranging this equation yields 
an 
Ip( rm.!) = ~ Amp.! 
v2gR 
(16) 
(17) 
Given the CT ratio, the value of R, and the data acquisition system gain, the harmonic current 
corresponding to a displayed harmonic can be dE~termined using Equation 17. 
14 
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5 PRELIMINARY RESULTS 
5.1 Harmonic Results 
Harmonic results from the harmonic monitor compared favourably with the Design Power NOWA-
1 harmonic monitors' results. Harmonic data was stored at various times during the test with the 
intention of using it to test improvements to the display system, discussed in Section 6. Photographs 
of the harmonic monitor display taken while monitoring are shown in Figure 13. The photographs 
were taken on July 26, with the station loadings recorded at approximately the same time. These are 
shown in Figure 14. 
The gains of the data acquisition system voltage channels were manually set and maintained at 
x 10 throughout the tests, while the gains of the current channels were set at x50. The fibre optical 
transmission system current channels were set up with a gain of x5, giving a total current channel 
gain of x250. 
Dropping n from Equation 12 of Section 4.2.1 gives the voltage channel scale 
(18) 
where 
a = 2000 - the ratio of the VT used in the test, 
and 
9 = 10. 
Similarly for current, dropping n from Equation 17 of Section 4.2.2 gives the current channel scale 
where 
[p( rm.s) =; Ampere" j divi"ion, 
v2gR 
a = 2400 - the ratio of the CT used in the test, 
R = 150 - the precision wire wound resistor value, 
and 
9 = 250. 
Therefore [perm,,) =::! 0.453Ampere"jdivi"ion. 
. (19) 
The fundamental components in Figure 13 are compressed because they were not multiplied by 
their compensation values. This allows close inspection of harmonics, and as shown in Appendix B, 
the error in measuring fundamental voltage and current is large (because of the very steep magnitude 
response of the Design Power filters discussed in Section 3). The yellow phase current is not apparent 
in Figure 13. This is due to the fault on one current channel of the Design Power harmonic measuring 
system, as mentioned in Section 2. 
15 
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5.2 Noise Tests 
To ascertain the noise levels present at the output. of the Design Power harmonic measuring system, all 
of the current and voltage channels were short cir(:uited in the switch yard and the output of the system 
was monitored with an oscilloscope. With the H AlP harmonic monitor disconnected, the noise level 
was negligible, however, when it was connected ~. signal of approximately 25M Hz was observed. This 
signal was 60dB below the maximum signal level (10 all current channels and 50 dB below the maximum 
signal level on all voltage channels. A possible .:ause of this is improper grounding of the harmonic 
monitoring instrumentation. The level of this noise was seen to increase when a TAIT Electronics 
hand held radio was used to communicate from the relay room (the site of the instrumentation) to 
the switch yard. 
5.3 Notable features of the NOWA-ls 
The opportunity during the field test to operate, the Design Power NOWA·l harmonic monitors was 
used to record their more notable features. Theile are listed below. . 
• A cursor is provided to enable a user to select a particular 
harmonic and read it's magnitude. 
• Phase angle between harmonic voltage and current (shown below) 
can be displayed· as power factor (cos¢). 
• A logarithmic harmonic magnitude displa:r option is provided. 
• It has a hard copy facility. 
• It's graduated display gives meaningful hCi.rmonic levels (in Volts 
and Amps.) when its own CTs and VTs are used. 
• It can display an expanded spectrum from the fundamental to the 
25th harmonic. 
• It can display up to the 50th harmonic. 
• It can show the spectrum one harmonic either side of a selected harmonic. 
• The sampled time domain input signal can be displayed. 
16 
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(a) 
Figure 13: 
Ha.rmonic monitor displays. The voltage scale is 141 Volts/division, and the current scale is 0.453 
Amps.fdivision. (a) Voltage and current harmonics measured at 1:27 pm on July 26, 1990. The 
fundamental frequency is 49.95Hz. (b) Current harmonics measured at 2:34 pm on July 26, 1990. The 
fundamental frequency is 50. 10Hz. 
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Figure 14: Sta.tion loadings. (a.) 1:13 pm on July 26,1990. (b) 2pm on July 26,1990. 
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6 FUTURE DEVELOPMENT 
Continuing development of harmonic monitoring instrumentation within the power systems research 
group will come under the title "CHART" (Continuous Harmonic Analysis in Real Time) and will 
involve improvements to the following areas: 
• Data acquisition system. 
• Processing capability. 
• On-line analysis of harmonics. 
• User interfa.ce and harmonic display. 
The improved data acquisition system will incorporate a calibration source, enabling the instrument 
to automatica.lly determine compenllation tables for front end filters and other signal conditioning 
equipment. 
The increased processing capability [3] (gained through upgrading the computer system) will enable 
DFTs (discrete Fourier transforms) to be computed over more than one cycle, enabling an expanded 
spectrum about an harmonic to be displayed. It will also enable more complex on-line analysis algo-
rithms to operate on harmonic data, reducing the instruments storage requirements and the amount of 
post-processing of harmonic data required. The increased processing capability will also enable every 
computer in the instrument to run an operating system. This will decrease software development time 
and a.llow more flexibility when designing and upgrading software. 
The upgraded computer system contains a graphical interfa.ce which has a terminal emulation 
facility - it emulates a terminal for each computer in the system using a window environment. This 
makes the instrument more portable, as only one terminal is required to operate the computers, 
wherea.s with the present system, one terminal is required for each computer. 
The user interfa.ce will be improved by using the signal analysis package ASYST (A Scientific 
System) running on a PC/AT. This has a menu feature, a.llowing simple configuration and operation 
ofthe instrument. The user will be able to configure the instrument for a particular system by entering 
the nominal system voltage, CT and VT ratios, and what compensation data (if any) for the CTs, 
VTs, and harmonic measuring interfa.ce is required. All of these parameters will be ava.ilable 'from a 
data base of standard CTs and VTs. 
Harmonic displays will include line voltage and current harmonics, power factor, active and reactive 
power harmonics, and impedance loci. These will be displayed on either logarithmic or linear axes, 
with automatic scale calculation and display, relating the displays to actual power system units. A 
hard copy generation facility will also be provided. 
The use of ASYST introduces tremendous flexibility into the instrument interface design, enabling 
the simple addition of further display options when required. 
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7 CONCLUSION 
The field test showed that the harmonic monitor can be moved from the laboratory to the field 
and used to make harmonic measurements of a power system when interfaced to the pOWer system 
using the Design Power harmonic measuring system. The test highlighted features that the monitor 
must have for it to be a useful in the analysis of power system harmonics and pointed towards an 
upgraded configuration.for the harmonic monitor. These features include: the calculation of power 
and impedance; automatic scale calculation relating displayed results to actual parameters; improved 
on-line analysis; the use of standard software for the user interface; and improved portability. 
The overall accuracy of the harmonic monitc'r's results is dependent upon the ability of Electricorp's 
current and voltage transducers and interface system to provide accurate replicas of the power system 
waveforms. The harmonic manit or can guarantee accurate analysis given these accurate replicas. 
20 
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A FILTER COMPENSATIO:N TABLES 
This appendix lists the tables of compensation data for Design Power harmonic measuring system. 
The tables were computed from the systems response, determined in the Electrical and Electronic 
Engineering laboratory in July 1990. Each table is arranged as a group of 51 magnitude compensation 
values, followed by a group of 51 phase compen:3ation values, for the three voltage phases and the three 
current phases. The first number (on a separate row) in each group corresponds to the de result from 
the FFT, with the remaining numbers corresponding to harmonics (the first harmonic (fundamental) 
is on the top left, while the 50th harmonic is on the bottom right). 
Table 1 lists the compensation parameten actually used by the HAIP harmonic monitor in the 
July 1990 field test. Notice that the fundamental compensation value is 1. This maintains it at a low 
level, allowing closer inspection of the harmonics. The phase compensation tables are all zero - phase 
shift was not compensated for in the test, although the phase of any stored harmonic data can be 
compensated for during further analysis. 
Table 2 lists the actual compensation da~~a for the fibre optical measuring system. Harmonic 
magnitudes are compensated for by multiplying by the magnitude values tabulated, while harmonic 
phase is compensated for by adding the phase values tabulated. 
INTERFACE.CMP - table 1 
/* Channel one (red phase voltage) * / 
1. 
1. 106.18 53.47 38.12 28.94 23.71 20.06 17.59 15.59 14.24 
13.06 12.12 11.35 10.65 10.12 9.71 9.24 8.94 8.65 8.35 
8.12 7.88 7.71 7.53 7.35 7.24 7.12 7. 6.94 6.76 
6.76 6.65 6.59 6.53 6.41 6.35 6.29 6.24 6.24 6.18 
6.12 6.06 6.06 6. 6. 5.94 5.94 5.88 5.88 5.88 
o. 
O. O. O. O. O. O. O. O. O. O. 
O. O. O. O. O. O. O. O. O. O. 
O. O. O. O. O. O. O. O. O. O. 
O. O. O. O. O. O. O. O. O. O. 
O. O. O. O. O. O. O. O. O. O. 
/* Channel two (yellow phase voltage) * / 
1. 
1. 108.18 56.82 38.59 29.35 23.94 20.29 17.76 15.76 14.35 
13.18 12.24 11.47 10.76 10.24 9.f,9 8.76 9. 8.71 8.41 
8.18 8. 7.76 7.59 7.41 7 .~~9 7.18 7.06 6.94 6.84 
6.76 6.71 6.59 6.53 6.47 6A1 6.35 6.29 6.24 6.18 
8.18 6.12 6.06 6.06 6. 6. 5.94 5.94 5.88 5.88 
O. 
O. O. O. O. O. O. O. O. O. O. 
O. O. O. O. O. O. O. O. O. O. 
O. O. O. O. O. O. O. O. O. O. 
O. O. O. O. O. O. O. O. O. O. 
O. O. O. O. O. O. O. O. O. O. 
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r Channel three (blue phase volta.ge) '" / 
1. 
1. 106.41 54.76 38.12 28.82 23.76 20.06 17.59 15.65 14.24 
13.12 12.18 11.41 10.71 10.14 9.74 9.27 8.95 8.68 8.37 
8.14 7.94 7.74 7.58 7.41 7.29 7.17 7.05 6.95 6.82 
6.77 6.67 6.6 6.53 6.4 6.33 6.33 6.27 6.26 6.2 
6.15 6.11 6.08 6.08 6.04 6.01 5.95 5.92 5.9 5.88 
O. 
O. O. O. o. O. O. O. O. O. O. 
O. O. O. o. O. O. O. O. O. O. 
O. O. O. O. O. O. O. O. O. O. 
O. O. O. O. O. O. o. O. O. O. 
O. O. O. o. O. O. o. o. O. O. 
/'" Channel four (red phase current) */ 
l. 
l. 4.16 3.22 2.94 2.83 2.78 2.73 2.7 2.68 2.68 
2.68 2.65 2.65 2.65 2.62 2.62 2.62 2.62 2.62 2.6 
2.6 2.6 2.6 2.6 2.6 2.6 2.6 2.6 2.6 2.6 
2.6 2.6 2.6 2.6 2.6 2.6 2.6 2.6 2.6 2.6 
2.6 2.6 2.6 2.6 2.6 2.6 2.6 2.6 2.6 2.6 
O. 
O. O. O. O. O. O. O. O. O. O. 
O. O. O. O. O. O. O. O. O. O. 
O. O. O. O. O. O. O. O. O. O. 
O. O. O. O. O. O. O. O. O. O. 
O. O. O. O. O. O. O. O. O. O. 
1* Channel five (yellow phase current) * / 
1. 
1. 4.29 3.27 2.96 2.86 2.78 2.75 2.73 2.7 2.7 
2.68 2.68 2.68 2.65 2.62 2.65 2.62 2.62 2.62 2.6 
2.6 2.6 2.6 2.6 2.6 2.6 2.6 2.6 2.6 2.6 
2.6 2.6 2.6 2.6 2.6 2.6 2.6 2.6 2.6 2.6 
2.6 2.6 2.6 2.6 2.6 2.6 2.6 2.6 2.6 2.6 
O. 
O. O. O. o. o. O. o. O. o. O. 
o. O. O. o. O. O. O. O. o. O. 
O. O. O. O. o. O. o. O. O. O. 
O. O. O. O. o. O. O. O. O. O. 
O. O. O. O. O. O. O. O. o. O. 
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r Cha.nnel six (blue phase current) */ 
1. 
1.. 4.29 3.3 2.99 2.88 2.83 2.78 2.75 2.73 2.73 
2.7 2.7 2.7 2.68 2.65 2.68 2.65 2.65 2.65 2.62 
2.66 2.62 2.62 2.62 2.62 2.62 . 2.62 2.62 2.62 2.62 
2.62 2.62 2.62 2.62 2.62 2.62 2.62 2.62 2.62 2.62 
2.62 2.62 2.62 2.62 2.62 2.62 2.62 2.62 2.62 2.62 
o. 
O. O. O. O. O. o. o. O. O. O. 
O. O. O. O. O. O. o. n. o. o. 
O. O. o. o. O. O. O. O. O. O. 
O. O. O. O. O. o. o. O. O. O. 
O. O. O. O. o. o. o. O. O. O. 
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ACTU AL.CMP - table 2 
1* Ch&nnel one (red phase voltage) • / 
1. 
376.29 106.18 53.47 38.12 28.94 23.71 20.06 17.59 15.59 14.24 
13.06 12.12 11.35 10.65 10.12 9.71 9.24 8.94 8.65 8.35 
8.12 7.88 7.71 7.53 7.35 7.24 7.12 . 7. 6.94 6.76 
6.76 6.65 6.59 6.53 6.41 6.35 6.29 6.24 6.24 6.18 
6.12 6.06 6.06 6. 6. 5.94 5.94 5.88 5.88 5.88 
O. 
-190. -160.5 -137.1 -123.6 -114.8 -106.1 -100.2 -94.9 -90.6 -86.2 
-82.9 -79.5 -76.5 -73.5 -71. -69.1 -66.7 -64.6 -62.5 -61. 
-59.1' -57.3 -55.9 -54.5 -53.1 -51.8 -50.4 -49.1 -48. -47.1 
-45.9 -44.9 -44. -42.9 -41.9 -41.4 -40.8 -40. -39.2 -38.3 
-37.7 -37.1 -36.6 -35.9 -35.2 -34.7 . -34.3 -33.7 -33.4 -33 . 
1* Channel two (yellow phase voltage) • / 
1. 
593.71 108.18 56.82 38.59 29.35 23.94 20.29 17.76 15.76 14.35 
13.18 12.24 11.47 10.76 10.24 9.59 8.76 9. 8.71 8.41 
8.18 8. 7.76 7.59 7.41 7.29 7.18 7.06 6.94 6.84 
6.76 6.71 6.59 6.53 6.47 6.41 6.35 6.29 6.24 6.18 
8.18 6.12 6.06 6.06 6. 6. 5.94 5.94 5.88 5.88 
O. 
-190. -160.6 -138.1 -124. -114.3 -106.5 -100.6 -95.2 -91.1 -86.7 
-88.4 -79.9 -77. -74.1 -71.5 -69.7 -67.4 -65.2 -63.2 -61.8 
-59.4 -58.2 -57.7 -55.4 -54. -52.8 -53.3 -50. -49. -47.9 
-47. -45.9 -45.2 -44. -43. -42.5 -41.5 -41.3 -40.4 -39.5 
-39. -38.4 -37.9 -37.2 -36.5 -36.1 -35.9 -35.2 -34.8 -34.6 
1* Ch&nnel three (blue phase voltage) • / 
1. 
497.82 106.41 54.76 38.12 28.82 23.76 20.06 17.59 15.65 14.24 
13.12 12.18 11.41 10.71 10.14 9.74 9.27 8.95 8.68 8.37 
8.14 7.94 7.74 7.58- 7.41 7.29 7.17 7.05 6.95 6.82 
6.77 6.67 6.6 6.53 6.4 6.33 6.33 6.27 6.26 6.2 
6.15 6.11 6.08 6.08 6.04 6.01 5.95 5.92 5.9 5.88 
O. 
-190. -159.6 -138.9 -124.1 -114.1 -106.1 -100.2 -94.8 -90.4 -86.2 
-82.8 
-79.4 -76.5 -73.4 -71. -69.1 -66.8 -64.6 -62.4 -61.1 
-59.1 -57.5 -55.5 -54.5 -53. -51.8 -50.5 -49.1 -48.1 -47.2 
-46.1 -45. -44.2 -43.1 -41.5 -40.8 -40.8 -40.2 -39.3 -38.5 
-38. - -37.4 -36.2 -36. -35.6 -35. -34.5 -33.4 -33.6 -33.2 
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/* Channel four (red phase current) * / 
1. 
237.71 4.16 3.22 2.94 2.83 2.i'8 2.73 2.7 2.68 2.68 
2.68 2.65 2.65 2.65 2.62 2.62 2.62 2.62 2.62 2.6 
2.6 2.6 2.6 2.6 2.6 2.6 2.6 2.6 2.6 2.6 
2.6 2.6 2.6 2.6 2.6 2.6 2.6 2.6 2.6 2.6 
2.6 2.6 2.6 2.6 2.6 2.ti 2.6 2.6 2.6 2.6 
O. 
-90. -51.8 -35.1 -26.8 -22.5 -H1.8 -16.5 -14.9 -13.2 -12.3 
-11.8 -10.9 -10.5 -9.6 -9.3 -9.5 -9.3 -8.9 -8.6 -8.8 
-8.5 -8.2 -8.3 -8.2 -8.1 -8.0 -7.7 -7.8 -7.8 -7.7 
-7.7 -7.7 -7.7 -7.7 -7.7 -7.7 -7.7 -7.7 -7.7 -7.7 
-7.7 -7.7 -7.7 -7.7 -7.7 -7.7 -7.7 -7.7 -7.7 -7.7 
/* Channel five (yellow phase current) * / 
1. 
207.66 4.29 3.27 2.96 2.86 2.;'8 2.75 2.73 2.7 2.7 
2.68 2.68 2.68 2.65 2.62 2.65 2.62 2.62 2.62 2.6 
2.6 2.6 2.6 2.6 2.6 2.ti 2.6 2.6 2.6 2.6 
2.6 2.6 2.6 2.6 2.6 2.ti 2.6 2.6 2.6 2.6 
2.6 2.6 2.6 2.6 2.6 2.ti 2.6 2.6 2.6 2.6 
O. 
-90. -52.9 -36.2 -27.8 -23.3 -1!L4 -17. -15.3 -14.1 -12.7 
-12.2 -11.2 -10.7 -9.9 -9.5 -9.6 -9.4 -9.0 -8.5 -8.8 
-8.5 -8.2 -8.3 -8.2 -8.1 -8.0 -7.8 -7.6 -7.6 -7.6 
-7.6 -7.6 -7.6 -7.6 -7.6 -7.6 -7.6 -7.6 -7.6 -7.6 
-7.6 -7.6 -7.6 -7.6 -7.6 -7.6 -7.6 -7.6 -7.6 -7.6 
/* Channel six (blue phase current) */ 
1. 
171.4 4.29 3.3 2.99 2.88 2.83 2.78 2.75 2.73 2.73 
2.7 2.7 2.7 2.68 2.65 2.1)8 2.65 2.65 2.65 2.62 
2.65 2.62 2.62 2.62 2.62 2.1)2 2.62 2.62 2.62 2.62 
2.62 2.62 2.62 2.62 2.62 2.1)2 2.62 2.62 2.62 2.62 
2.62 2.62 2.62 2.62 2.62 2.1)2 2.62 2.62 2.62 2.62 
O. 
-90. -52.1 -35.8 -27.4 -22.9 -19.1 -16.7 -15. -14. -12.5 
-11.8 -11. -10.4 -9.7 -9.3 -94 -9.1 -8.7 -8.3 -8.2 
-7.9 -8. -7.4 -7.8 -7.5 -73 -7.3 -7.3 -7.2 -7.2 
-7.2 
-7.2 -7.2 -7.2 -7.2 -72 -7.2 -7.2 -7.2 -7.2 
-7.2 -7.2 -7.2 -7.2 -7.2 -72 -7.2 -7.2 -7.2 -7.2 
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B ERROR INTRODUCED BY FILTERING 
This appendix develops approximate relationships for the error, introduced by the Design Power har-
monic measuring system, in measuring harmonic voltage and current caused by fundamental frequency 
variations. 
Equation 12 of Section 4.2.1 gives the harmonic voltage corresponding to a displayed harmonic. 
Rearranging this equation for the number of divisions displayed on the harmonic monitors display for 
a particular harmonic voltage on the power system yields 
(20) 
The voltage channel filter of Figure 10, with response shown in Figures 9(a) and 15(a), will attenuate 
the harmonic voltage Vp by A(J) where A(J) is a function of power system frequency, I. This yields 
the attenuated harmonic voltage 
(21) 
Substituting this into Equation 20 yields 
(22) 
The filter attenuation is compensated for by multiplying by the lookup table value C, which is con-
stant for a particular harmonic, regardless of frequency. Multiplying Equation 22 by C yields the 
compensated value displayed by the harmonic monitor, 
n" = V2A(J)Vpg C. 
a. 
(23) 
New Zealand legislation [8] states that harmonic measurements shall be made when the system 
frequency is within 0.5 percent above or below the standard of 50Hz. This provides limits for Equa-
tion 23. If the fundamental frequency is represented by 10, and It and h represent frequencies 0.5 
percent above and 0.5 percent below an harmonic frequency, It and h are given by: 
It = (1.005)hlo, 
and 
h = (0.995)hlo. 
where h is the harmonic order. 
Substituting 11 and h into Equation 23 gives 
and 
n/'J = V2A(h)Vpg C. 
a 
Substituting these into Equation 12 of Section 4.2.1 gives the measured harmonic voltages 
Vpfl = A(Jl )CVp, 
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and 
(27) 
where VI' is the actual harmonic voltage. 
The error in measured voltage caused by the fundamental frequency changing between it's limits 
is given by 
~ V= IVpj1 - Vpj2l. (28) 
Substituting VpJl and Vpf2 into this equation yields 
~ V = li~CIA(Jt} - A(h)l. (29) 
If the filter magnitude response at an harmonic is approximated by the linear equation 
(30) 
Equation 29 reduces to 
(31) 
where 
(32) 
Substituting this into Equation 31 yields 
(33) 
The approximate error in measuring an harmonic voltage due to fundamental frequency fluctuations is 
given by one half of the product of the actual harmonic voltage ( VI' ), the slope ( al ) of the highpass 
filter response (Figure 15(a)) at the harmonic, and the harmonic order ( h ). 
Similarly for current, 
(34) 
The approximate error in measuring an harmonic current due to fundamental frequency fluctuations 
is given by one half of the product of the actual harmonic current ( II' ), the slope ( al ) of the highpass 
filter response (Figure 15(b)) at the harmonk, and the harmonic order ( h ). 
The error in measuring the harmonic voltage for the first five harmonics is shown in Table 1. The 
maximum allowable harmonic voltages were cbtained from New Zealand legislation [8] with a nominal 
system voltage of 220KV. A representative fundamental voltage was taken as 100% of the nominal 
phase-neutral system voltage. 
The error in measuring the harmonic cunent for the first five harmonics is shown in Table 2. The 
maximum allowable harmonic currents were obtained from New Zealand legislation [8]. A representa-
tive fundamental current was taken as 100% of the actual line current. 
Figure 16 shows the phase responses of the fibre optical transmission system and high-pass filters. 
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Figure 15: Red Phase Channel Filters - magnitude response: (a) Voltage, (b) Current. 
Harmonic Approximate Maximum allowable Filter I Approximate error (A V) I 
order (h). filter slope harmonic voltage compen- I in measured harmonic 
at h (VI') expressed sation voltage expressed as 
(a},Hz-l). as a percentage value a percentage of the 
of the nominal (e). nominal phase-neutral 
phase-neutral system voltage. 
system voltage. 
1 1.6 x 10-4 100% 376.29 3% 
2 1.6 x 10-4 1.2% 106.18 0.02% 
3 1.6 x 10-4 2.3% 53.47 0.03% 
4 1.6 x 10-4 0.6% 32.12 0.006% 
5 -1.6 x 10 .. 1.4% 28.94 0.02% 
Table 1: Error in measured harmonic voltage. 
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Harmonic 
order (h). 
1 
2 
3 
4 
5 
Approxima.te Ma.ximumallowa.ble Filter Approxima.te error (~I) 
filter slope harmonic current compen- in measured harmonic 
a.t h (Ip) Ba.tion current (Amperes). 
«(lIt H z-l). (Amperes). va.lue The fundamental is 
The funda.mental is (G). given a.s a. percent-
given a.s a. :?ercent- a.ge of line current. 
a.ge of line current. 
4.8 X lO-3 100% 237.71 57% 
3.1 X 10-3 2.9 Amperl!s 4.16 0.04 Amperes 
1 X 10-3 5.7 3.22 0.03 
5 x 10-4 1.5 2.94 0.004 
4 X 10-4 3.4 2.83 0.01 
Ta.ble 2: Error in ro.ea.sured harmonic current. 
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Figure 16: Red Pha.se Channel Filters - phase response: (a.) Volta.ge, (b) Current. 
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MUI.TI CIIANNEL CONTINUOU~ REAL TIME HARMONIC MON1TOIliNG 
C.U. LAke, M.U. Dewe, A.J. Miller, Mit. Shurety, M.J. Custlin. J. Arrillaga 
Department of Electrical and Electronic F:llr,inccring 
University of Canterbury 
Christchurch, New Zealand 
Abstracj - A mulll-channel harmonk: monitoring 
system Is cscrlbcd capable or continuous real time 
processing of harmonic information_ Synchronous data 
acquisillon of voltage and current signals is Olrried out 
over a predeCined Integral number of cycles of 'he 
fundamenLal frequency (e.g. 5 cycles). This enables time 
domain averaging of these signals to an equivalellt 'single' 
cycle of the captured waverorm which can then be 'fast 
F';lUrier. Transform' analysed wiLh simple rectanglilar 
wmdowmg and minimal llpeclf.al leakage to provide 
harmonic data to the. 64th harmonic. "I11e Bysl.cm also 
wmputes am] displays the impedances, active and reactive 
power, sequence components etc of each harmonic. It is 
capable or storing ha.cmonic data for more detailed analysis 
at a later date as well as rewrding data as a runction or 
any predefined analysis and storage compaction algorithm 
(e.g. harmonic peak or average values, harmonia exCl'Cding 
predefi ned IimiLB etc). 
INTRODUCTION 
The now of harmonic currents and their related 
voltage dlstorLlon level! at points of common coupling 
between consumers ii a very complex subject. The 
consequences of waveform distorlion range from slight 
inconvenience to extreme disruption and thererore 
leglslaUon to limit distortion levels Is being intro<luced in 
many power systems llj. 
f10wever le~islatlon can only be enforced if adeqnate 
'policing' is available. The main requiremen~s in this 
rcspect are the dete(:tion or harmonic sources and their 
interaction with the rest of the power system. 
Ttle requiremen~ of real time harmonic analysb, 
combined with the necessity of wmputing harmonic 
components as high 113 ~he 50th harmonic, has historically 
restricted harmonic analyzers to two channels a.t the most. 
So to perform 8. three phase measurement, several or these 
single phase analyzers must be controlled and synchroni~ed 
Logether, the loglslia of which is complex, the nexi bility 
Iimlled, and the cost often prohibitive. 
Moreover, present limited experience with harmonic 
mcasuremenu In tra.nsmission systems indicates that the 
levels found In the ~hrce phues are always dHrerent and 
therefore the simultaneous dete(:Lion of multiphase 
inrormation is essential. 
The B!)ECd of monitoring may not be wnsidered 
crl~ical In the detection o( marnly, steady state waveform 
distortion. However the possibility of gathering rea.l Lime 
inrormation could be used ON-LINE 1.0 take Instant ac~ion 
upon the detection of unusual levels of non-charac~eristic 
harmonia. 
This paper describes an harmonic monltorln, 8Yltem 
which is callable or the wnUnuous acquisition 01 Ilx or 
more channel! of analogue data and or compuUDg the 
Discrete Fourier Transform (OFT) or each channel in real 
time, to determine each channel s harmonic levels up to 
the 50th harmonic. The harmonic monitor display 
incorporates a mouse driven human Interface. a.nd this 
wmbined with 'Icons' and 'pop-up' menus, enables efOcJeni 
and user frientlly configuration and O(lCration or the 
monUor. 
TUE MONITORING eNVIRONMENT 
The monitor relics on lu connection to the power 
system to obtain accurate Information of ~he currents and 
voltages and yet it needs to be adequately lsolaled rrorn 
the electrostatic and electromaglletic efrects of the high 
voltage system. 
The inpllts to the monitor oomprise six or more 
analogue voltages transmitted from transducers by fibre 
optical cables. These signals are obtained from current 
and voltage transducers located at Appropriate points of 
the network. 
To reduce the Signals dynamic range to ~ level 
sui table ror transmis5ion through fihre optical callies, the 
rundamental component is auenuated by passing each 
signal through a highpass filter. with a cut-orr rrequency at 
the 2nd harmonic. This lcaves the harmonia 
unaLLenuatcd. mailltaining them above the noise level. 
The magnitUde and pha..o;e chan~e in the signals. introduced 
by .t!le. transd.ucers, interra.clOg circuitry, and signal 
~ndltlOmng eqUllllnent arc required to be com(lCnsaLcd for 
III the rrequency domain after their DFT', have been 
wmpuLcd. 
The fibre optical cables provitle an crfective means of 
isolation betwccn tlte high voltage power system equipment. 
and the signal processill& equipment within the monitor .. 
The origina.l spctlfication for the interface of the 
monilorine; instrum(!IItation and the tralUlducers was made 
by r:lecLrlcoql (New Zealand). Such iuterrace and relilted 
signal condilioning are illustrated in the schcmaUc diagram 
or Figure L 
A diagram Illustrating the data flow between the 
external environment, the o(lCraLor, and the real Lime 
harmonic instrumentatioll is shown in figure 2. 
STRUCTURE Of TilE IfARMOHlC MOHITOR 
"fIJi! scction dC9crilics the hardware, software, and 
operation or the harnlonic monitor, and discusses tile 
techniques used in applying the IlFT to harmonic analySiS. 
The monitoring system contains three main 
COlllponents; (i' a dedicated signal conditioning alld data 
acquisition s),stem, (iil a Multiutls II lIIultiple .llroccssor 
system, and (iii) an l(JM compatible PC-AT. These are 
iIIustratcd in Figure J. 
The dedicated dl!.ta l!.C'llIisition system is designed 
spcciOcally ror the purpose or acquiring six or more 
anl!.logue volll\ges lIilllultaneously from external power 
system transducers and collverting them Lo digital salOpll!!l 
slli taule for computer processi ng. Time domain data are 
converted to harmonic data in the Multibus-II system, and 
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Po-e-r 
SY'lSlem. 
fibre oplic coble 
CT f Hi9" POSll\ r rr-:-----I1 {HI e' r--'.....;;F..,;i,;:b.:,.' ,,::......;o::.;tl:.;I.:..; C:-C;;,.O;;,.b;;,.I;";"':"----If-t> 
fib,,, oplic coble 
rib'e oplic coble 
fibre optic coble 
CT: Cur' enl t,onsfotr"'er 
CVT: Copacito' "01t0ge tronsrorme' 
6 Anoloque 
oulputs. 
Fir;. I. Elcct.ricorp interface and .Ipal conditioning 
equipment. 
Fir;. 2. Data now diagram. 
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stored there for lAter retrieval and analysis. IIAr~nic 
dAtA are retrieved and dillplayed on an IDM compatible 
rC-AT ,.,h1ch Is connected to the Multlbus II Iyftern by a 
General Purpose Instrumentation Bus (GPID). 
00(0 ~ullib\Js 11 PC-AT Acqui sltion 
-
System f---< Disploy rirmwore ...... 
System .... System 
Fig. 3. Strudure of the harmonic monitor. 
Data AcopIJllion. System 
F18ure 4 Illustrates one channel of the daLa 
acquisition syslem. Each of the inputs fed to the data 
acquisition s)'ftem 'Is p;L!I!Ied through an anU-.liulng filter. 
This OIter aunuates frequencies above the 50th harmonic 
to reduce errors caused by aliasing. The signals are 
umpled and held· limultaneoufly In order to provide time 
synchronous signals for lubsequent lCquentl ... analo8ue to 
digital convenlon, ,.,hleb achieves a.r.curate 12-b1t digital 
representatlonl of the analogue Ilgnal. 
AAclcqu .. 
Inpui 
Siqncl. 
"'"1.1 all osln9 
rill.' 
2.51oH:r) 
....... oloqu. 
Inpul 
Slqnol. 
BO"'d PaSS 
rill., 
r,c'" the 
sompl. and 
holds of the 
'emoinln9 
fly. chonn.ls. 
Z,,'o 
C,oss;"'V 
O .. I"clo, 
The sampling aignal la produced by the ~(Jmple rote 
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eliminating the problem of Sped.ral leakage 12](3][4). The 
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The MulLiOu, If Syslcm 
. The d~ta 'CAptured' in the previous stage still 
reqUIre:! considerable transformation to be in a userul form 
for . analysis. It is averaged to reduce computation 
reqUIrements and the effect of spurious transients 
tr~nsformed from the time domain to the frequency domai~ 
uSing an FIT algorithm and then processed to store not 
onlt the raw. harmonic da.ta, but also derived information 
suc as mAXima and average levels encountered. Finally 
the stored data must be made available for further 
purpose:!, 8~ch as display on the PCI AT, or control 
purpo8Cll dcslgned Lo reduce the detected harmonic levels 
• A system which provides a parallel procCS3ing 
environment, such as Multibus II enables the separation or 
the proemsing requiremenu into thrre main paru with 
cac~ part per!ormed by a separate single board co~puter 
as Illustrated In Figure 5. ' 
Ib~ Acoul:;jtiQn Proccs!'2[ 
Information from the data acquisition system pa3!Ie:9 
directly to the memory of the first board In the Multibus 
II system - the acquisition processor baud. This is a 
stand alone board (it does not run any operating SYllLem) 
and is based on an 80186 mlcroproces.sor. 
Each of the channels of time domain data Isaveragcd 
over five consecutive cycles of the fundamental component. 
This reduces the 'picket fence effect' by narrowing the 
frequency bins centred on each harmoolc [11[4]. 
Alternatively, the picket fence effect can be reduced 
by broadening the time domain trunC&l.ioo interval (by 
s~pling over five periods of the fundamental for instance" 
which effectively narrows the harmonic frequency bins (the 
time scaling property of the Fourier transform). tbls 
would, however, involve the pr!;lttSSlng of significantly more 
data. Sampling over 5 cycles, instead of one, increases the 
fr.cquency resolution of the monitor, transforming it from 
the desired harmonic analyser 101.0 a more general spectrum 
analyser. Resolving frequencies between harmoniOi is seen 
as a waste of prOttSlling power in this application. 
The averaged data are formed Into packeu, which are 
queued by the acquisition processor, ready for passing to 
the FIT processor via the Multi bus II message passing 
system. 
When initialized the board runs a series of tesu 
under a 'Duilt In Self Test' ([JIST) module. It then loads 
the appllcatiQn program to be run from the master CPU 
board running under the RMX286 operating system. This 
application when loaded Initializes the board hardware, 
creates queues for data entering the MBII system from the 
data acquisition sY'tem, a.verB.8es the incoming data over 
five cycles, and stores the data In queues ready to be sent 
to the FIT processing board. 
Interrupt routines are created to handle the incoming 
data and to send the data via IIOliclted messa~es to the 
next board. Direct Memory Access (D~.A) deVices handle 
the bulk of the data transfer on and off the board. The 
code is written in PLMIB6 high level programmln~ 
lan~uage with a small amount of assembler uacd In 
initialization stages. 
The source code is written in 8C(l&lately compiled 
modules with their own initialh:ation structures a1lowin& 
each task to be managed errectively. ModulCl have been 
created for message passing, queue (Dntrol, acquisition and 
averaging etc. 
The fIT Proc;msQr 
Based on an 80386 microproressor, this stand alone 
board uses a radix-2 FIT algorithm to compute the DIT 
of the averaged time domain data received from the 
acquisition processor. The requirement that the data be 
transformed In real time ultimately restricts the number of 
channels that CAlI be handled by this board. 
The output data packeu from the FIT a1&orithm are 
queued ready for message passing Lo the compaction and 
sl.Orage board. 
This J86 board is runnln~ In lu 8086 mode which 
maximlU'!!l its procelSin~ capabihtles. It abo runs a BIST 
and then low ita application from the master CPU. The 
application initializes the board and then creates queues for 
averaged data 1.0 arrive from the data &Cquialtioo board 
and queues for FIT data Lo &0 to the main CPU board. 
Interrupt service routines and DMA tranafa- routines 
service the reception and transfer of data from the 
acquisition board and to the maln CPU. 
The IIOftware is written In PLM/B6 and A5M86 as a 
set of modules. The data arrives from the data acquislLioD 
board at Intervals of five cycles of the fundament.al 
frequency (e.&. 100 mS for 50 Hz). The IIOfLware receives 
a mel9age of time-domain-e.verB.8ed rwnple packets, applies 
the FIT algorithm 1.0 each of the pa.ckeu, and· then senda 
the data to the next board. 
To achieve this task the FIT algorithm has been 
written in PLM/86 and then hand optimized in assembler. 
Th~ resulting algorithm Including all message puaing Lakes 
tYPically 80 percent of the processing poW(!J of thia baud. 
The Compaction and Storage Processor 
To enable the inspection of harmonic levels a1 a later 
time, or at a location other than In the field, the 
harmonic data are compacted and SLared on a hard disk 
drive. 
The Compaction and 5Lorage p~ Lues data from 
the FIT processing board and compacl.8 It br both 
averaging over an Interval of time, and by aelectmg the 
maxima over the same inl.ervaJ. Tbla is done for each 
step of one aecond, len IICCOnds, one minute, Len minutes, 
and one hour. At each step both options are chosen 
lC:'ding to a tree. structure of available data items {lICe 
Figure 6). The time stamp from the corresponding time 
domain source daLa is appended Lo every FIT packet, 
enabling the precise Identification of the time of 
measurement of the raw datL 
Acquisition 
Proce s sor 
FFT 
Processor 
Compaction 
and St orage 
Proce s sor 
rrom p ... 
Dota 
ACQui IJlign 
'Syl'.m. 
E9Q!}{~}E9r:g C)CJCJCJCJCJCJCJ 
5 f---t: ~~+. ~ ~ Sornol. A ...... rOVi"V 
ealeS e" ... d 386 sec :l86 sec 
Fig. 5. The three main functions perforrried by the 
Multibus II system boards. 
427 
To Ih. 
di ,,,lay 
: 
A.8 MULTI-CHANNEL CONTINUOUS REAL TIME HARMON[C MON[TORING 225 
100mS 1S 105 1 ht 
'tom the rrT 
Dtoe e, 'Ot AvetoQe AvetoQe 
---t>() cO ~ .-
(eoch 100mS). ~ u~_: " 
~mum , 
o 
Fig. 6. Compaction algorithm. 
Each of these nodes of data itelTl!! is then stored in a 
arate lile, the collection of files making one set of 
adings.· Future expansion will Include the ability to 
provide for dirrerent algorithms (apart from averaging and 
maxima) at each step of the tree. This will also require 
an ability to select only some nodes to keep storage 
requirements within reASOnable bounds. 
The board is based on the 80286 processor and is the 
master cpu in the Multibus II chassis, running the RMX-II 
)perating system. This board starts by running the 
ystem debugger which Is used to boot the operating 
dystem from disk. The board then downloads the 
applications to each of the acquisition and FFT processors. 
Arter login the user is able to start either or both of two 
main applications 'Compaction and Storage' and 'Retrieval 
and Replay' (documented below). 
The RetrieVAl and Replay Task 
The 'set of readings', stored on disk, may be required 
for dlsp[ay andlor further analysis. The retrieval task 
reads the data itelTl!! selected back into memory and sends 
them via a GPIB interface to the PCI AT. 
The Intel RMX286 real-time multi-tasking operating 
system allows more than one task to be executed in the 
same board and so the retrieval is also pcrfonned on the 
master cpu 'of the Multlbus system but at a lower prIority 
than the compaction. The two tasks are started from 
comp[etely separate loglns, which allows the instrument to 
be recording one 'set of readin~s' while displaying a 
completely separa.te 'set of readings from another occasion. 
The momtor will also display in real time the same 'set of 
readings' as is being recorded. . 
In- addition to compaction and storage, thiS board 
sends data over a GPIB bus to the PCI AT for display 
and also acts as a control centre to which other boards 
report exceptions H and when' they occur. These multip[e 
tasks are' handled very erficlently by the RMX running on 
this board. 
The algorithlTl!! for the replay (and the. compaction) 
are written in PLM/286 and re1y heaVily on the 
multi-tasking opera.ting system RMX-II for aspects of 
priority, message passing (from the F"7 pr~r), file 
storage and retrieval. The code for mterfacmg ~o the 
GPIll were written and tested locally. Each section of 
code is written as a separate module, which aids the 
maintenance of complex programs. 
The PCIAT Display 
Perhaps the most Important feature of an Instrument 
such as this is the human interface. The way data are 
presented to a user Is tremendously important to his or 
her cognition of the results. The ease with which the 
system may be configured to perform the desired 
operations ultimately determines its popularity, and Is 
cond uci ve to its correct use. 
The user interface to this instrument is mouse driven 
and uses icons (graphically drawn keys) to provide a very 
comprehensible instrument interface. 
Data are displayed as graphs of harmonic voltage, 
current, impedance, and power against harmonic order. 
Both the magnitude and phase of these variables can be 
displayed. ' Each graph Is contained in a separate wlnd~w, 
and the windowing system enables a user to layout the 
display to suit his or her particular requirements. This is 
achieved by enabling 8. user to move a window about on 
the display, shrink or enlarge it, and lor to completely 
remove· it. 
In addition to the graphs, the absolute fundamental 
frequency is shown on the display, and an Indication of 
whether or not it Is within the prescribed limits Is also 
shown. 
The PCI AT software Is written exclusively in 
MODULA-2. MODULA-2 has mulli-tlUki"9 built Into the 
language which permits the writing of a .c1&etluler for 
concurrently executing tasks or processes. The scheduler 
uses message passing as Its only method of synchronization. 
The use of the scheduler permits further decomposition of 
the PCI AT software into tasks even though PC-DOS itself 
does not allow muill-taskin~., The scheduler takes care 
not to allow the Interruption of tasks that are using 
PC-DOS operating system calls; this may cause corruption 
of the operating system as many PC-DOS calls are not 
~ntrant. 
EXAMPLES OF mSPf,AY 
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tli{! Ol,liolls tKl~ at 110(' low('r ril!;ltt. The di~rlay windows 
th('III~l'h,~ ~huw voital!,c. Cllfrcllt, power and Illlpedallce of 
a t(:~t WitV(·forlll (~Ipla'" wave) for the rc<1 phase (lltly. 
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analY$is ami 1II0nitorinJ!, or the thrC'C-phase (lOWCf systelll. 
Software has 1"~'11 uevelollCu to provIde the tYlll' of 
inrurmation H'(jllired by current legislation but any special 
presellt or f"turf' requirements can be ea.~ily .accolllmooau~1 
without allrring the hardware structure. Ihghly modular 
lIortw'l.re has brcn llsc<1 throughout which is ea.'\y to correll 
and f'xrand het:all,,"' it i~ easirr to understand. 
In each al'plic'l.tion the instrun,ent should be 
ralihr~I~{1 prior to the m('a.~lIrements to accOunt ror phase 
I'rror~ introduced by analugue devices such as transducers 
<111.1 <llIti-aliasing filters. The proposed system can also 
!.('(·wne an important part of state estimation and 
ON -.1.1 N r, power ~Y!ltem control in the ruture. 
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This paper discusses the design and impiement:l.tion of a software system that comprises the operating environ-
ment for a six channel harmonic analyser. The software system is designed to average. analyse, compact. store 
and display harmonic data in real-time. Particular emphasis is placed on Oblut Orunted and .\{essage Passing 
aspects that enhance the maintainability of the software. 
1 Background To The Har:monic Analyser. 
In September 1985 the New Zealand Ministry d Energy produced a specification for a real-time harmonic .1nal-
yser [1] [2]. The Electrical and Electronic Eng:neering Department of the University of Canterbury unde-!.Ook 
to develop such a system. 
The desire to measure the harmonic conten: in power systems stems from several sources. There is the need 
to monitor and regulate the harmonic content of the power supply system. in order that levels set to protect 
users of the system, and the system itself, au' adhered to. Another stems from the desire to verify that the 
harmonic content, as predicted by research, is indeed correct. Knowledge of harmonic content is also valuable 
when determining the required rating of new d~,vices within the system - devices such as power factor correction 
capacitors. 
For a fuller discussion on Harmonic Analysis refer to uA Six Channel Real Time Harmonic Monitor" [10]. 
2 The Harmonic Analyser Hardware. 
The Harmonic Analyser hardware comprises ar. Intel Multibus II system and a PC/AT clone connected together 
with a GPIB parallel interface. The Multibus n system samples the the six input channels concurrently. extracts 
the harmonic information and transfers it to tile AT for display. 
2.1 The Multibus II System. 
The Mutibus II system comprises three proc,~ssor boards, some permanent storage media and some custom 
hardware for sampling the six input channels. The custom hardware samples the six channels and passes the 
data through a DMA (Direct Memory Access) channel to the first processor (an Intel 80186). This processor 
averages five cycles of the time domain signal and passes it via the Multibus II bus to the FFT (Fast Fourier 
Transform) [4] processor (an Intel 80286). This processor performs the FFT on all channels and passes the 
frequency domain data to the third processor ':also an 80286) which compacts and stores the data to disk. The 
third processor also sends the data via the GPIB (General Purpose Instrument Bus) interface to the PC/AT 
clone for display. 
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2.2 The IBM PCI AT Clone. 
The PCI AT clone receives the frequency domain.data packets over the GPlB bus from the Multibus ([ system. 
After suitable scaling the spectra are displayed in user definable windows on the AT's screen. Magnitude and 
phase of voltage and current are displayed for each of the six channels. A friendly window and mouse (WIMPS) 
operating environment is employed to enable technicians and engineers to access the system easily. 
3 The Need for Effective Programming Techniques. 
To properly maintain software one must first understand it. This is not usually so much of a problem for the 
original author but will be for those who are to continue development. Good documentation is the first step 
in ensuring that those that follow on will understand, but due to time pressures it is often not done till the 
end of the project. Documentation on its own is not enough to ensure maintainablity. It is necessary to break 
the program into smaller self contained modu/e$ so that these may be studied in isolation. This is known as 
increa.sing modularity. 
, Increasing modularity also prevents module dependancy which manifests itself as problems in one module 
caused by some programming change in another. This is often caused by indiscriminate use of glohallJanahles 
especially in languages where variable,s do not have to be declared before use (e.g. FORTRA:-; i7 and BASIC). 
The program may be further sub-divided into tasks or processes which perform specific functions. These 
processes or tasks may exchange information. 
4 Object Oriented Programming. 
The term ohject has been in use in many fields of computer science since the early 1970's to refer to ideas that 
seem to be completely unrelated. All of these concepts appear to have been In\'ented to manage the increasing 
complexity of computer software. Each is an attempt to represent components of a modularly decomposed 
system or unit of knowledge representation. Some of these concepts are: 
• ahstract data types in programming languages such as ~ODULA-2 and Ada [11]. 
• units of information with class/instance and super-class/suh-class hierachies as in Simula and Small talk 
[5]. 
• computational units that carry out actions in response received messages called actors in languages like 
Act and ABCL/l [6] [9]. 
• modules or units for knowledge, such as frame$. [8] 
• operating system resources (e.g. Intel's RMX). 
The common characteristic is that of an entity in the computing domain which is self-contained and has 
a consistent communication protocol. Objects may not be operated on directly but only by using provided 
procedures or by asking the object to perform operations on Itself 
Ohject oriented programming is a style that has developed in the last ten to fifteen years and is mainly due 
to the influence of Smallta/! and other less well known ohject oriented languages. The concept we have used in 
our software is that of an ohject which contains as part of its data structure the methods which are procedures 
for performing operations on these data structures. The methods are executed in response to messages sent 
to the object by other objects in the programming environment. Here a message has the same semantics as a 
procedure call. 
This means procedures and functions which operate on the object are carried around by the object. Central 
to this concept is the idea of inheritance. Inheritance allows the programmer to extend previously declared 
structured data types. Object oriented programming is concerned with ahstractlon not only of data types but 
also of all of the entities which occur in the domain of computing. An object is a dynamic instance of a general 
class. 
Some of the newer procedural languages are beginning to use some of these ideas. 
• C++ 
• MODULA-3 
• Object Pascal 
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Luckily much of the utility of object! can be obtained without the special programming languages by the 
use of ordinary record structures and procedure variables. Obj~ct oriented can also mean the construdion of 
modules which contain only the object and its procedures and functions. Since inheritance is normally provided 
by the compiler it must be simulated by nesting records. With programmer discipline many ordinary procedural 
languages can use these techniques. 
4.1 Message Passing. 
MeuGge PGuing used bere should not be confused witb tbe notion of message passing in tbe discussion of objects 
in tbe previous section. Whilst related, message passing in tbe domain of objects can have the same semantics 
as an ordinary procedure call. Here meUGge pG:,!ing [7] is a technique by wbich multiple processes or tasks 
running on one processor or on many processors excbange information and synchronise themselves. In the code, 
explicit calls to procedures called lend and rectite are used. Synchronisation is necessary to control tbe timing 
of information excbange and to control the proper order of process execution. 
Message passing is not the only way of synchronising the execution of parallel and pseudo parallel processes 
but does have a certain elegance. The most common forms are: 
• binary or counting semophores. 
• shared memory flags. 
• message passing. 
To excbange data some common methods uSEd are 
• shared memory areas. 
• message passing. 
One advantage of using message passing is that local copies are available to concurrent processes allowing 
exclusive use of the data in the message. Messa~e passing achieves synchronisation and data exchange at the 
same time. ~lessages are sent between processes synchronously or Gsynchronously. 
4.1.1 Synchronous Communication. 
In synchronous communication two schemes are used. 
1. The sender is suspended until the receiver takes the message before continuing execution. 
2. The sender is suspended until tbe receiver waits for the next message before continuing execution. 
These tecbniques provide what is sometimes called tightly coupled processes. Method 2 above is useful for 
excluding access to common resources, since the two processes operate sequentially. 
4.1.2 Asynchronous Communication. 
In asynchronous communication the receiver waits as in synchronous communication but the sender never waits. 
The sender places its message in a queue and continues execution immediately. This allows messages to be sent 
by interrupt service routines, which because of critical timing must not be held up. This method also allows 
processes running on separate processors to operate in true parallel. 
4.2 Object Oriented Programming Example. 
Our example program (See Figure 1.) calls InitQuelu to create an instance of the object Q U EU E. It then 
calls InsertlnQue"t to add some data to the qlJeue. If there is an error then a message is printed, otherwise 
processing continues. 
The DEFINITION of the module QUf:Ut (SE'e Figure 2.) shows the types and procedures visible to the user 
program. All identifiers declared here are available to any program wishing to IMPORT them. 
The IMPLEMENTATION of the module Queue (See Figure 3.) shows the hidden QUEUE object and the 
code used to initialise the mdhod! for manipulcLting the QUEUE. 
Notice: 
• the InltQueue procedure assigns the proce·dures that do the inserting and removing etc. to the procedure 
variables in the Qutudnfo record, according to the QUEUETYPE. 
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• the /nJert/nQucuc procedure calls the /nJert field of the Queue/nlo record to do the actuallnsertioo 
The advantages of this approach are 
• the QUEUE data structure cannot be tampered with by the user program 
• the procedures for maDipulating the QUEUE are carned around by the Instance of the QUEl:E object 
• The decision branch for deciding which 50rt of queue we are dealing with is In the 100tiaiisation code If 
the In-,ert is in a hot loop we are saving time. 
5 The Harmonic Analyser Software. 
The 50ft ware will be dealt with in two sections. 
• PL/M 50ftware for the M:ultibus II system. 
• ~tODULA-2 50ftware for the PC/AT 
,_1 The M ultibus II Softwar-e_ 
The Multibus II software is written primarily in PL/M. The programming enVironment runs under Intel's 
operating system RMX. RMX is a real-time multi-tasking operating system which Itself contains the concept 
of objects. In RMX objects are processes. mail boxes. data segments etc and may be catalogued and retrieved 
by completely separate parts of the software. by specifying the ascii name of the object 
Whilst the choice of PL/M as a programming language would seem to make a mockery of some of the 
earlier discussion. the software can still make use of many of the Ideas we have discussed [n particular the 
software is obJcct onented in that data types are worked on only by procedures prOVided for the purpose and 
is decomposed into a set of concurrently executing tasks. These tasks synchronise and ~xchange data uSing 
RMX operating system calls to send and receive messages through mall boxes ~todules uSing thiS scheme are 
unaware of whether they are sending to processes on the same processor board or ~ot 
PL/M provides no method for enforcing this programming style and so It must be achieved b~· agreement 
of all programmers on the team Since the team was small and geographical distances between members also 
small this was DOt a problem. 
Data types and related procedures declarations are placed In one header file .... hich IS Included Into the main 
program that uses the module. All modules declare an initialisation procedure With a standard format (rnodu-
lename$initialisation) to be called before any other procedures In the module These Inltlallsallon procedures 
may be called any number of times but will only execute once ThiS IS so that users of the module do not need 
to know if another module has called the initialisation procedure or not. The Implementation of the code IS 
Independently compiled and is in a separate file. 
One particularly nice feature of the Multibus II system hardware IS that multiple processor; on the system 
bus communicate with each other through message passing rather than the traditional hard ... ·are handshaking 
lines. The message passing between processor boards is controlled by a mt:3saqe paHlnq co-proces.sor (~I PC) 
.... hich every board must have to communicate. This allows us to have a unified message passing structure 
in both hardware and software. The format of messages passed around the system both on the \tultlbus II 
system. across the GPIB bus and internally between processes on the PC/AT are the same This gives us a 
global me.s.saqe .spaCt:. a concept which greatly eases the construction and addition of new software modules. 
5.2 The PCI AT Software. 
The PC/AT software is written exclusively in MODULA-2 In direct contrast to the PL/~1 software mentioned 
above MODULA-2 provides opaque or hidden data types. ThIS provides protection at the compder level of data 
structures declared to be opaque. Opaque data types is a mechanism for hiding the Implementation details of 
the data type. The user of the module may declare variables of the opaque type but can not operate on Its 
hidden structure. 
MODULA-2 also has mulh-lasc.nq built into the language which allowed us to write a ~chrduler for concur 
rently executing tasks or processes. The scheduler uses message passing as Its only method of synchronIsatIon 
The use of the scheduler allowed us to further decompose the PC/AT software Into processes even though 
PC-DOS Itself does not allow multi-tasking. The scheduler takes care not to allow the Inlerruption of processes 
that are using PC-DOS operating ,ystem calls as this may cause corruptIon of the operating system Jue to 
many PC-DOS call, not being re-entrant. 
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The main body of the software is a window oriented U5t:r mtt:rfact: which al\(}ws windows to be defined and 
manipulated on the screen. Tbe windows are obj~cts which contain mt:thods that the winaow manager can 
invoke to control the window environment. These rnethods include procedures to re-draw the window when an 
exposure event occurs. 
6 Conclusion. 
Experience has shown that the use of these techni~ues leads to the development of highly modular software, 
which is easier to correct and expand because it is easier to understand. 
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Figure 1: User Code for Object Oriented Programming Example. 
PROCEDURE Demo; 
COIST 
Kax = 100; 
VlR 
KyQ QUEUE; 
BEOIl 
KyQ := InitQueue(Queue. Ra%); 
IF In.ertlnQueue(R1Q, K,0ata, SIZE(NyOata» THEI 
(. In.ert .ucce •• ful .0 continue .) 
ELSE 
(. queue probably full.) 
Write£rrorKessage('Queue full'); 
BALT; 
EIO; 
OoSomething(KyQ); 
EIO Demo; 
Figure 2: Definition for Object Oriented Programming Example. 
OEFIIITIOI KOOULE Queue; 
TYPE 
QUEUETYPE = (Stack, Queue); (. ~tack = FILa, Queue = FIFO .) 
QUEUE; (. Implementation of QUEUE hidden trom user .) 
PROCEDURE InitQueue(qt : QUEUETYPE; KaxEntrie. C1ROIIIL) QUEUE; 
PROCEDURE In.ertlnQueue(q QUEUE; 
data 1001lESS; 
len C1ROIIAL) BOOLEAI; 
PROCEDURE RemoveFromQueue(q 
data 
YlAlan 
PROCEDURE ReadlthElement(q 
el.J:Lo 
data 
YUlan 
PROCEDURE KaxQueueSize(q QUEUE) 
PROCEDURE QueueEntrie.(q QUEUE) 
QUEUE; 
ACOIlESS; 
CAROII1L) 
QUEUE; 
C1ROII1L; 
.&.DDIlESS; 
C1ROIUL) 
C1ROU.&L; 
C1ROIUL; 
PROCEDURE OeleteQueue(YlA q : QUEUE); 
PROCEDURE Flu.hQueue(q : QUEUE); 
E1C Queue. 
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BOOLEAI; 
BOOLEn; 
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Figure 3: Implementation for Object Oriented Programming Example. 
IKPLEKEHTATIOI KODULE Queue; 
TYPE 
QUEUE = POliTER TO Queuelnfo; 
QUEUEIPROC = PROCEDURE (QUEUE , ADDRESS, CAI~IIAL) : BOOLEAI; 
QUEUERPROC = PROCEDURE(QUEUE, ADDRESS, VAF~ CARDIIAL) : BOOLEAI; 
QUEUEIPROC = PROCEDUR£(QUEUE. :'~RDIIAL, 1IIDRESS, VAIl CAJlDIUL); 
QueueInfo = RECORD 
Latest QUEUEPTR; (. POliTER to li~~ed list of data elements·) 
Insert QUEUEIPROC; (. PROCEDURE variable for inserting .) 
Remove QUEUERPROC; (. PROCEDURE variable for removing .) 
Readl QUEUElfPROC; (. PROCEDURE variable tor reading nth element 
KaxEnt CARDIlfAL; 
HumEnt CARDIUL; 
ElfD; 
PROCEDURE InitQueue( qt 
VAR 
q : QUEUE; 
BEGII 
KaxEntries 
ALLOCATE(q, SIZE(q-»; 
WITH q- DO 
KaxEnt .- KaxEntries; 
liumEnt := 0; 
Latest : = IlL; 
CASE qt OF 
Queue : 
Insert 
Remove 
Readl 
Stack : 
Insert 
Remove 
Readl 
EHD; 
EJlD; 
RETURI q; 
EHD InitQueue; 
.-
:= 
.-
:= 
-
:= 
InsertQueue; 
RemoveQueue; 
ReadlQueue; 
InsertStack; 
RemoveStaclt; 
ReadlStaclt; 
PROCEDURE InsertlnQueue( q 
data 
len 
BEGII 
QUEUETYPE; 
CARDIHAL) : QUEUE; 
(. Initialise PROCEDURE variables 
(. 9ith actual 
(. accordin;~ to 
QUEUE; 
ADDRESS; 
procedure names 
queue type .) 
CARDIIAL) : BOOLEAI; 
.) 
.) 
RETURI q-.lnsert(q, data, len); (. PROCEDURE variable 'called' .) 
EHD InsertlnQueue; 
J.33 
.) 
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Harmonic monitoring is essential in modern power system planning and operation, whether it be for isolation of 
harmonic sources, assessment of compliance to harmonic legislation, or research - to verify computer simulations. 
A portable six channel real time harmonic monitor is presented. The harmonic monitor is capable of acquiring 
six analogue voltages, averaging over five cycles of the 50 Hz fundamental component, computing the discrete 
Fourier transform of the averaged data up to the 50th harmonic, and displaying voltage and current magnitudes 
and phases in real time. Moreover, the real time harmonic monitor also computes and displays harmonic 
impedance and power, and is capable of storing harmonic data for analysis at a later date, or harmonic data 
that corresponds to certain peaks that may occur while monitoring. 
1 INTRODUCTION 
The use of highly non-linear power electronic devices in power systems results in some distortion of power 
system waveforms from their ideal sinusoidal shapes. The expanding use and size of these devices, means that 
the waveform distortion they cause is of such a level that it has a significant effect on power system operation. 
The most apparent consequence of this power system waveform distortion is interference with communication 
circuits - by induced currents of audible frequency in communication lines. While this is obviously undesirable, 
waveform distortion may have less obvious, but nevertheless very detrimental, effects on power system equip-
ment. The maloperation of crucial protection equipment, or the overloading of power apparatus, are just two 
instances in which waveform distortion can create power system operation problems. 
Waveform distortion must be contained to acceptable levels to avoid these problems, and New Zealand 
legislation provides these levels in the "Limitation of Harmonic Levels Notice" ,. 1981 [1]. For example, the 
limit of the 3rd harmonic voltage at a point of common coupling l for a nominal system voltage of 66kV or 
above is 2.3 percent of the nominal phase-to-earth system voltage. The current limit of the 3rd harmonic at 
a nominal system voltage of 66kV is 1.7 Amperes. The outstanding problem then, is to provide some reliable 
means of measuring waveform distortion, and of finding its source. 
1.1 Harmonic Analysis 
As power system waveforms are generally periodic in nature, it is convenient to analyse them using the Fourier 
Series, where the distorted waveform is considered to consist of a fundamental sinusoidal component, with 
a series of higher order harmonic components, at frequencies which are integer multiples of the fundamental 
frequency [3]. 
Harmonic analysis is the process of calculatin.~ the magnitudes and phases of the fundamental and higher 
order harmonics of the periodic waveform. The harmonic levels offer some measure of waveform distortion. 
Moreover, the phases of harmonic voltage and current gi ve an indication of the direction of harmonic power flow, 
and combined with voltage and current magnitudes, enable the calculation of harmonic power and impedance. 
The fundamental phase provides a common phase reference for the harmonics, thereby enabling the calculation 
of the origina.l voltage and current wa.veforms. 
1 A point of conunon coupling is that busbar electrically closest to any consumer through which any current must How to that 
consumer and one or more other customers. 
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Figure 1: The complete harmonic monitor. 
1.2 Harmonic Analysers 
PC-AT 
Display 
Sy stem 
The requirement of real time harmonic analysis, combined with the necessity of computing harmonic components 
as high as the 50th harmonic, has historically restricted harmonic analysers to two channels at the most. 
So to perform a three phase measurement, several of these single phase analysers must be controlled and 
synchronised together, the logistics of which is complex, and the cost often prohibitive. For instance, the 
Electricity Corporation of New Zealand useS three Wandel and Golterman NOWA-l Power line Harmonic 
Analysers controlled by an 1MB PC XT. 
This paper discusses a portable harmonic monitor which is capable of the continuous acquisition of six 
channels of analogue data, and of computing the Discrete Fourier Transform (DFT) of each channel in real 
time, to determine each channel's harmonic levels up to the 50th harmonic. The harmonic monitor display 
incorporates a mouse driven Human interface, and this, combined with 'icons' and 'pop-up' menus, enables 
efficient and user friendly configuration and operation of the monitor. The specification for this harmonic 
monitor was issued by the then Electricity Division of the Ministry of Energy in 1986 [2]. 
2 THE HARMONIC MONITOR 
The harmonic monitor is based on a Multibus II multiple processor system, with a dedicated data acquisition 
firmware system, designed specifically for the purpose of acquiring six analogue voltages, obtained from power 
system transducers. Harmonic data are displayed on an IBM compatible PC-AT, connected to the Multibus II 
system by a General Purpose Instrumentation Bus (GPIB). The complete system is illustrated in Figure 1. This 
section describes the hardware and operation of the harmonic monitor, and discusses the techniques used in 
applying the DFT to harmonic analysis. A discussion of the techniques used in .the software system is given by 
M.R. Shurety, in the paper "Object Oriented Message Passing Software for a Three Phase Real Time Harmonic 
Monitor" [4]. 
2.1 The Data Acquisition Firmware System 
The inputs to the data acquisition firmware comprise six analogue voltages, transmitted from the transducers by 
fibre optical cables. These six signals are obtained from current and capacitive voltage transformers, located at 
appropriate points on a busbar. To reduce the signals' dynamic range to a level suitable for transmission through 
fibre optical cables, the fundamental component is attenuated by passing each signal through a highpass filter, 
with a cut-off frequency of 100Hz.2 This leaves the harmonics unattenuated, maintaining them above the noise 
level. The magnitude and phase change in the signals, introduced by the high pass filters, are compensated for in 
the frequency domain after their DFT's have been computed. The fibre optical cables provide an effective means 
of isolation between the high voltage power system equipment, and the digital signal processing equipment. The 
signal conditioning equipment and data acquisition firmware are illustrated in Figure 2(a). 
As shown in Figure 2(b), each of the six inputs to the data acquisition system are passed through an optical 
isolator. This provides an extra degree of isolation from the power system, as well as isolating earths between 
Electricorp equipment and the data acquisition firmware. Anti aliasing filters attenuate frequencies above the 
50th harmonic (2.5kHz) to reduce errors caused by aliasing. The six signals are sampled simultaneously in order 
to provide a constant signal to the analogue to digital converters (ADC's), which achieve an accurate 14 bit 
digital representation of the analogue signal. 
2The current and voltage transfonners are owned by the Electricity Corporation of New Zealand, and are pennanently installed 
in New Zealand Sub Stations. The highpass filters and fibre optic ca.bles are supplied by ASEA, and are intended for we as part 
of this measurement system. 
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Figure 3: The three main functions performed by the Multibus II system boards. 
The sampling signal is produced by the sample rate multiplier. This device combines an 8751 micro-controller, 
and a high speed counter (operating at 22MHz), to produce 128 pulses, uniformly spaced in time, within one 
period of the fundamental (which is continuously changing in frequency). The first sample pulse is locked to the 
zero crossing of the fundamental waveform. Hence a rectangular window is effectively applied over one period 
of the fundamental, almost completely eliminating the problem of spectral leakage [5][6][7]. 
The output of the analogue to digital converter is a serial digital signal, which is con.verted to a parallel 
form by the shift registers shown in Figure 2(b). The data acquisition system also performs an estimate of the 
fundamental frequency, and sends this, along with the parallel digital data, to the M ultibus II system, discussed 
in the following subsection. 
2.2 The Multibus II system 
A system which provides a parallel processing environment, such as the Multibus II system, facilitates the 
refinement of the processing requirements of this problem into three main parts, with each part performed by 
an autonomous single board computer, as illustrated in Figure 3. 
2.2.1 The Acquisition Processor 
Data from the data acquisition firmware system are passed directly to the memory of the first board in the 
Multibus II system - the acquisition processor board. This is a stand alone board (it does not run any operating 
system) and is based on an 80186 microprocessor. 
Each of the six channels of time domain data is averaged over five consecutive cycles of the fundamental 
component. This reduces the 'picket fence effect>3 by narrowing the frequency bins centred on each harmonic. 
Alternatively, the picket fence effect can be reduced by broadening the time domain truncation interval (by 
sampling over five periods of the fundamental for instance), which effectively narrows the harmonic frequency 
bins (the time scaling property of the Fourier transform [5]). This would, however, involve the processing of 
significantly more data, which is perhaps the major limitation of our instrument at present. Sampling over 
5 cycles, instead of one, increases the frequency resolution of the monitor, transforming it from the desired 
harmonic analyser into a more general spectrum analyser. Resolving frequencies between harmonics is seen as 
a waste of processing power in this application. 
The averaged data are formed into packets, which are queued by the acquisition processor, ready for message 
passing to the FFT processor. 
3The process of taking the OFT is equivalent to filtering the time domain signal through a series of bandpass filters, each centred 
on an harmonic. Because the OFT operates on a finite set of data, the filter characteristic is non-ideal, and a signal that is not an 
harmonic frequency (such as ripple injection) wiU be seen by the filters (but at a reduced level). So it is possible for signals that 
are not harmonics frequencies, to interfere with harmonic frequencies in the OFT results. 
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2.2.2 The FFT Processor 
Based on an 80286 microprocessor, this stand alone board uses a radix-2 FFT algorithm to compute the DFT 
of the averaged time domain data. The requirement that the data be processed in real time restricts the 
capability of this board from processing six channels of data to only two. However, the capability of the system 
can be increased from two channels to six by replacing the existing 80286 based FFT board with an 80386 
microprocessor based single board com pu te r. 
The output data packets from the F FT algorithm are queued ready for message passing to the compactiull 
and storage board. 
2.2.3 The Compaction and Storage Processor 
To enable the inspection of harmonic levels at a leIter time, or at a location other than the field, the harmonic 
data are compacted and stored on a 40Mb Winchester hard disk drive. At present, the only means of compaction 
is to simply store every 10th or lOOth FFT packet, as specified by the user, although numerous other successful 
compaction algorithms have been designed and implemented as experiments. A time stamp is appended to 
every FFT packet, enabling the accurate replay of a period of time. The storage and replay abilities have not 
been implemented yet. The eventual aim is to incorporate an event triggered recording ability into the system. 
At the instant an event occurs, the instrument begins recording harmonic levels for predefined times preceeding 
and following the event. An event might be characterised by a certain harmonic level exceeding the legal limit, 
although it will eventually be user definable. 
In addition to compaction and storage, this board sends data to the PC-AT for display over a GPIB bus, 
and acts as a base to which other boards report exceptions if and when they occur. These multiple tasks are 
handled efficiently by the Intel RMX286 real-time multi-tasking operating system running on this board. 
2.3 The PC-AT Display System 
Perhaps the most important feature of an instrument such as this is the Human interface. The way data are 
presented to a user is tremendously important to his or her cognition of the results, and the ease with which 
the system may be configured to perform the desired operations ultimately determines its popularity, and is 
conducive to its correct use. 
The user interface to this instrument is mouse driven and uses icons (graphically drawn keys) to provide a 
very comprehendable instrument interface. 
Data are displayed on graphs of harmonic voltage, current, impedance, and power against harmonic order. 
Both the magnitude and phase of these quantities can be displayed. Each graph is contained on a !!eparate 
window, and the windowing system enables a user to layout the display to suit his or her particular requirements. 
This is achieved by enabling a user to move a window about on the display, shrink or enlarge it, and to completely 
remove it. 
In addition to the aforementioned graphs, the absolute fundamental frequency is shown on the display, and 
an indication of whether or not it is within the limits for harmonic monitoring is also shown. 
3 CONCLUSION 
A Multibus II multiprocessing computer system provides an environment suitable for real time analysis and 
monitoring of harmonics. 
Upon completion of a six channel harmonic monitor, the instrument should be calibrated - to account for 
phase errors introduced by analogue devices such as transducers and anti-aliasing filters. The monitor can 
then be used to verify results obtained from harmonic simulations performed in the laboratory, and to assess 
compliance of electricity consumers to harmonic h:gislation. 
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